{"id":"https://openalex.org/W2090069778","doi":"https://doi.org/10.1109/iscas.2010.5538024","title":"Video-Active RAM: A processor-in-memory architecture for video coding applications","display_name":"Video-Active RAM: A processor-in-memory architecture for video coding applications","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2090069778","doi":"https://doi.org/10.1109/iscas.2010.5538024","mag":"2090069778"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5538024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5538024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036321926","display_name":"Mohammed S. Sayed","orcid":"https://orcid.org/0000-0002-5514-6790"},"institutions":[{"id":"https://openalex.org/I192398990","display_name":"Zagazig University","ror":"https://ror.org/053g6we49","country_code":"EG","type":"education","lineage":["https://openalex.org/I192398990"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohammed Sayed","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Zagazig University, Zagazig, Egypt","Dept. of Electronics and Communications Engineering, Zagazig University, Zagazig, Egypt#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Zagazig University, Zagazig, Egypt","institution_ids":["https://openalex.org/I192398990"]},{"raw_affiliation_string":"Dept. of Electronics and Communications Engineering, Zagazig University, Zagazig, Egypt#TAB#","institution_ids":["https://openalex.org/I192398990"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004601413","display_name":"Wael Badawy","orcid":"https://orcid.org/0000-0003-0251-9124"},"institutions":[{"id":"https://openalex.org/I4210142331","display_name":"IntelliView Technologies (Canada)","ror":"https://ror.org/044as9138","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210142331"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Wael Badawy","raw_affiliation_strings":["Intelliview Technologies, Inc., Calgary, Canada","Intelliview Technologies Inc., #5, 3535 Research Road NW, Calgary, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelliview Technologies, Inc., Calgary, Canada","institution_ids":["https://openalex.org/I4210142331"]},{"raw_affiliation_string":"Intelliview Technologies Inc., #5, 3535 Research Road NW, Calgary, Canada","institution_ids":["https://openalex.org/I4210142331"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007393900","display_name":"G.A. Jullien","orcid":"https://orcid.org/0009-0009-0911-2926"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Graham Jullien","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary , Calgary , Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.21380471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"2968","last_page":"2971"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7009121775627136},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.6436740756034851},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6011831760406494},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4919147491455078},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47893983125686646},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.47379419207572937},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4565713703632355},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4503471255302429},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44535404443740845},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43550407886505127},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41554492712020874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37651029229164124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1450023055076599},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12582066655158997},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0873437225818634},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0738898515701294}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7009121775627136},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6436740756034851},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6011831760406494},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4919147491455078},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47893983125686646},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.47379419207572937},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4565713703632355},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4503471255302429},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44535404443740845},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43550407886505127},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41554492712020874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37651029229164124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1450023055076599},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12582066655158997},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0873437225818634},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0738898515701294},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5538024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5538024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5600000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1510245148","https://openalex.org/W1799038131","https://openalex.org/W1963600407","https://openalex.org/W1997343952","https://openalex.org/W2032231130","https://openalex.org/W2042017861","https://openalex.org/W2042835112","https://openalex.org/W2094332102","https://openalex.org/W2102258183","https://openalex.org/W2110448276","https://openalex.org/W2112980698","https://openalex.org/W2133114780","https://openalex.org/W2136268150","https://openalex.org/W2137044747","https://openalex.org/W2151367327","https://openalex.org/W2153460063","https://openalex.org/W2536104558","https://openalex.org/W6638638061"],"related_works":["https://openalex.org/W2362169398","https://openalex.org/W2139353707","https://openalex.org/W3163143851","https://openalex.org/W2561005478","https://openalex.org/W4293159259","https://openalex.org/W2158743937","https://openalex.org/W2012416568","https://openalex.org/W2736277924","https://openalex.org/W1575240748","https://openalex.org/W3180803030"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,37,47,72],"Video-Active":[4],"RAM":[5],"(VA-RAM)":[6],"architecture":[7,16,24,54],"for":[8,18,39],"video":[9,19,31],"coding":[10,20,32],"applications.":[11,21],"VA-RAM":[12,23,38],"is":[13,75],"a":[14,65],"processor-in-memory":[15],"customized":[17],"The":[22,53],"has":[25,43,90],"been":[26,44],"used":[27],"to":[28,77],"implement":[29],"several":[30],"algorithms.":[33],"A":[34],"prototype":[35],"of":[36,61,69,93],"block-based":[40],"integer-pixel":[41],"ME":[42],"fabricated":[45,73],"using":[46],"TSMC":[48],"0.18":[49],"um":[50],"CMOS":[51],"technology.":[52],"uses":[55],"89,687":[56],"gates":[57],"and":[58,89],"18,976":[59],"bits":[60],"on-chip":[62],"memory.":[63],"At":[64],"maximum":[66],"clock":[67],"frequency":[68],"125":[70,87],"MHz,":[71],"chip":[74],"able":[76],"process":[78],"15":[79],"4CIF":[80],"fps.":[81],"It":[82],"consumes":[83],"84.68":[84],"mW":[85],"at":[86],"MHz":[88],"core":[91],"area":[92],"2.9":[94],"mm2.":[95]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}