{"id":"https://openalex.org/W2044525745","doi":"https://doi.org/10.1109/iscas.2010.5537934","title":"Optimization of clock-gating structures for low-leakage high-performance applications","display_name":"Optimization of clock-gating structures for low-leakage high-performance applications","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2044525745","doi":"https://doi.org/10.1109/iscas.2010.5537934","mag":"2044525745"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103554428","display_name":"Javier Castro","orcid":null},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Castro","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica-Consejo Superior de Investigaciones Cient\u00edficas, Universidad de Sevilla, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla-CNM-CSIC/Universidad de Sevilla, Avda. Am\u00e9rico Vespucio, 41092-Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica-Consejo Superior de Investigaciones Cient\u00edficas, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla-CNM-CSIC/Universidad de Sevilla, Avda. Am\u00e9rico Vespucio, 41092-Sevilla, Spain","institution_ids":["https://openalex.org/I134820265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111737781","display_name":"Pilar Parra","orcid":null},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pilar Parra","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica-Consejo Superior de Investigaciones Cient\u00edficas, Universidad de Sevilla, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla-CNM-CSIC/Universidad de Sevilla, Avda. Am\u00e9rico Vespucio, 41092-Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica-Consejo Superior de Investigaciones Cient\u00edficas, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla-CNM-CSIC/Universidad de Sevilla, Avda. Am\u00e9rico Vespucio, 41092-Sevilla, Spain","institution_ids":["https://openalex.org/I134820265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073626271","display_name":"Antonio J. Acosta","orcid":"https://orcid.org/0000-0002-7934-9162"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210147934","display_name":"Centro Nacional de Microelectr\u00f3nica","ror":"https://ror.org/03ycqrz18","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210147934"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio J. Acosta","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica-Consejo Superior de Investigaciones Cient\u00edficas, Universidad de Sevilla, Seville, Spain","Instituto de Microelectr\u00f3nica de Sevilla-CNM-CSIC/Universidad de Sevilla, Avda. Am\u00e9rico Vespucio, 41092-Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, Centro Nacional de Microelectr\u00f3nica-Consejo Superior de Investigaciones Cient\u00edficas, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla-CNM-CSIC/Universidad de Sevilla, Avda. Am\u00e9rico Vespucio, 41092-Sevilla, Spain","institution_ids":["https://openalex.org/I134820265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2251,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.87402645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"3220","last_page":"3223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8855499029159546},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7078425288200378},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6081384420394897},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5933101773262024},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5620232224464417},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5399556159973145},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5096921920776367},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.48852360248565674},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48014944791793823},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4668087959289551},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4516630470752716},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4320460855960846},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39696183800697327},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3738682270050049},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3415258824825287},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3208872079849243},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.27818554639816284},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2763124108314514},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2173474133014679},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.14837151765823364},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12690630555152893}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8855499029159546},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7078425288200378},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6081384420394897},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5933101773262024},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5620232224464417},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5399556159973145},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5096921920776367},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.48852360248565674},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48014944791793823},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4668087959289551},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4516630470752716},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4320460855960846},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39696183800697327},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3738682270050049},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3415258824825287},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3208872079849243},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.27818554639816284},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2763124108314514},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2173474133014679},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.14837151765823364},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12690630555152893},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2010.5537934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/84448","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/84448","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W653285986","https://openalex.org/W1543643719","https://openalex.org/W1573775657","https://openalex.org/W1761143336","https://openalex.org/W1949781701","https://openalex.org/W1971306575","https://openalex.org/W2042796452","https://openalex.org/W2102014077","https://openalex.org/W2113774150","https://openalex.org/W2157682258","https://openalex.org/W4205649155","https://openalex.org/W6621792968","https://openalex.org/W6632380943","https://openalex.org/W6637710587"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2337711143","https://openalex.org/W4386968318","https://openalex.org/W2137310043","https://openalex.org/W3006003651","https://openalex.org/W4313332229","https://openalex.org/W2495024767","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W2294981364"],"abstract_inverted_index":{"Clock":[0],"Gating":[1],"(CG)":[2],"is":[3,96],"a":[4,33,77,86,90],"well":[5],"known":[6],"technique":[7],"to":[8,17,29,79],"reduce":[9],"dynamic":[10],"power":[11,31],"consumption":[12],"by":[13],"stopping":[14],"the":[15,38,93],"clock":[16],"avoid":[18],"unnecessary":[19],"transitions":[20,82],"in":[21,43,83,100],"synchronous":[22],"circuits.":[23],"The":[24],"abilities":[25],"of":[26,89,92],"different":[27],"CG-styles":[28],"save":[30],"at":[32],"flip-flop":[34],"level,":[35],"depending":[36],"on":[37,70],"input":[39],"activity,":[40],"are":[41,64],"analysed":[42],"this":[44],"paper.":[45],"Also,":[46],"since":[47],"conventional":[48],"CG":[49],"techniques":[50],"usually":[51],"do":[52,74],"not":[53,75],"take":[54],"into":[55],"account":[56],"leakage":[57,67,87],"power,":[58],"some":[59],"optimization":[60],"procedures":[61],"and":[62],"guidelines":[63],"presented":[65],"for":[66],"reduction.":[68],"Focusing":[69],"those":[71],"structures":[72],"that":[73],"need":[76],"latch":[78],"remove":[80],"undesired":[81],"gated":[84],"clock,":[85],"value":[88],"fourth":[91],"original":[94],"one":[95],"achieved":[97],"without":[98],"degradation":[99],"timing":[101],"performances.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}