{"id":"https://openalex.org/W2035104145","doi":"https://doi.org/10.1109/iscas.2010.5537906","title":"PWL cores for nonlinear array processing","display_name":"PWL cores for nonlinear array processing","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2035104145","doi":"https://doi.org/10.1109/iscas.2010.5537906","mag":"2035104145"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102952978","display_name":"Mart\u0131n Di Federico","orcid":"https://orcid.org/0009-0001-9873-2597"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]},{"id":"https://openalex.org/I56858762","display_name":"Universidad Nacional del Sur","ror":"https://ror.org/028crwz56","country_code":"AR","type":"education","lineage":["https://openalex.org/I56858762"]}],"countries":["AR","ES"],"is_corresponding":false,"raw_author_name":"Martin Di Federico","raw_affiliation_strings":["Departamento de Tecnolog\u00edas de la Informaci\u00f3n y Comunicaciones, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","Universidad Nacional del Sur, Bah\u00eda Blanca, Argentina"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Tecnolog\u00edas de la Informaci\u00f3n y Comunicaciones, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]},{"raw_affiliation_string":"Universidad Nacional del Sur, Bah\u00eda Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051822496","display_name":"P. Juli\u00e1n","orcid":"https://orcid.org/0000-0002-6308-4497"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]},{"id":"https://openalex.org/I56858762","display_name":"Universidad Nacional del Sur","ror":"https://ror.org/028crwz56","country_code":"AR","type":"education","lineage":["https://openalex.org/I56858762"]}],"countries":["AR","ES"],"is_corresponding":false,"raw_author_name":"Pedro Julian","raw_affiliation_strings":["Departamento de Tecnolog\u00edas de la Informaci\u00f3n y Comunicaciones, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","Universidad Nacional del Sur, Bah\u00eda Blanca, Argentina"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Tecnolog\u00edas de la Informaci\u00f3n y Comunicaciones, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]},{"raw_affiliation_string":"Universidad Nacional del Sur, Bah\u00eda Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052151809","display_name":"Pablo S. Mandolesi","orcid":"https://orcid.org/0000-0002-8273-167X"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]},{"id":"https://openalex.org/I56858762","display_name":"Universidad Nacional del Sur","ror":"https://ror.org/028crwz56","country_code":"AR","type":"education","lineage":["https://openalex.org/I56858762"]}],"countries":["AR","ES"],"is_corresponding":false,"raw_author_name":"Pablo S. Mandolesi","raw_affiliation_strings":["Departamento de Tecnolog\u00edas de la Informaci\u00f3n y Comunicaciones, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","Universidad Nacional del Sur, Bah\u00eda Blanca, Argentina"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Tecnolog\u00edas de la Informaci\u00f3n y Comunicaciones, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]},{"raw_affiliation_string":"Universidad Nacional del Sur, Bah\u00eda Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057789499","display_name":"Andreas G. Andreou","orcid":"https://orcid.org/0000-0003-3826-600X"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]},{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Andreas G. Andreou","raw_affiliation_strings":["Departamento de Tecnolog\u00edas de la Informaci\u00f3n y Comunicaciones, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","Johns Hopkins University, Baltimore, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Tecnolog\u00edas de la Informaci\u00f3n y Comunicaciones, Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]},{"raw_affiliation_string":"Johns Hopkins University, Baltimore, United States","institution_ids":["https://openalex.org/I145311948"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16825066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3312","last_page":"3316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7860581874847412},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.718485414981842},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6602609753608704},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5904247760772705},{"id":"https://openalex.org/keywords/piecewise","display_name":"Piecewise","score":0.5730224251747131},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5720549821853638},{"id":"https://openalex.org/keywords/piecewise-linear-function","display_name":"Piecewise linear function","score":0.5100222229957581},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.504181981086731},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.4377904236316681},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36773958802223206},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3246961236000061},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24941834807395935},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18028855323791504},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16104725003242493},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14432623982429504},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06930097937583923}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7860581874847412},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.718485414981842},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6602609753608704},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5904247760772705},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.5730224251747131},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5720549821853638},{"id":"https://openalex.org/C17095337","wikidata":"https://www.wikidata.org/wiki/Q2375229","display_name":"Piecewise linear function","level":2,"score":0.5100222229957581},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.504181981086731},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.4377904236316681},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36773958802223206},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3246961236000061},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24941834807395935},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18028855323791504},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16104725003242493},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14432623982429504},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06930097937583923},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5537906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2037360679","https://openalex.org/W2056717940","https://openalex.org/W2073321273","https://openalex.org/W2083770087","https://openalex.org/W2102310801","https://openalex.org/W2103994196","https://openalex.org/W2110843160","https://openalex.org/W2111730644","https://openalex.org/W2117148079","https://openalex.org/W2149745785","https://openalex.org/W2153053608","https://openalex.org/W2160121923","https://openalex.org/W6668488389"],"related_works":["https://openalex.org/W2022544890","https://openalex.org/W2793930337","https://openalex.org/W2133947431","https://openalex.org/W3182827720","https://openalex.org/W1596838019","https://openalex.org/W2490196280","https://openalex.org/W3208509670","https://openalex.org/W2100864966","https://openalex.org/W2109304297","https://openalex.org/W2083709218"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"analysis":[4],"of":[5,11,32],"different":[6,40,71],"alternatives":[7],"for":[8],"the":[9,30,48,52,70],"realization":[10],"a":[12,16,22,66],"VLSI":[13],"cell":[14],"in":[15,51,55],"nonlinear":[17],"neuronal":[18],"array,":[19],"based":[20],"on":[21,29,65],"simplicial":[23],"piecewise":[24],"linear":[25],"(PWL)":[26],"operation.":[27],"Depending":[28],"type":[31],"existing":[33],"design":[34],"constraints,":[35],"namely,":[36],"speed":[37],"or":[38],"density,":[39],"bus":[41],"sizes":[42],"can":[43,61],"be":[44,62,74],"used":[45],"to":[46],"broadcast":[47],"parameters":[49],"stored":[50],"memory,":[53],"and":[54,58,76],"addition,":[56],"row":[57],"column":[59],"operations":[60],"serialized.":[63],"Based":[64],"90nm":[67],"technology":[68],"process,":[69],"options":[72],"will":[73],"analyzed":[75],"compared":[77],"using":[78],"simulations.":[79]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}