{"id":"https://openalex.org/W2001440665","doi":"https://doi.org/10.1109/iscas.2010.5537894","title":"High level specification of embedded listeners for monitoring of Network-on-Chips","display_name":"High level specification of embedded listeners for monitoring of Network-on-Chips","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2001440665","doi":"https://doi.org/10.1109/iscas.2010.5537894","mag":"2001440665"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066431409","display_name":"Christoph Puttmann","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christoph Puttmann","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Porrmann","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102708986","display_name":"Paolo Roberto Grassi","orcid":"https://orcid.org/0000-0001-7441-4626"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo R. Grassi","raw_affiliation_strings":["Computer Science and Engineering, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]},{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"Marco D. Santambrogio","raw_affiliation_strings":["Computer Science and Engineering, Politecnico di Milano, Milano, Italy","Massachusetts Institute of Technology, Computer Science and Artificial Intelligence Laboratory, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Massachusetts Institute of Technology, Computer Science and Artificial Intelligence Laboratory, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015911428","display_name":"Ulrich Ruuckerty","orcid":null},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich Ruuckerty","raw_affiliation_strings":["Cognitive Interaction Technol., Bielefeld Univ., Bielefeld, Germany"],"affiliations":[{"raw_affiliation_string":"Cognitive Interaction Technol., Bielefeld Univ., Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5066431409"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11616684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"54","issue":null,"first_page":"3333","last_page":"3336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7789009809494019},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6994685530662537},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6791753768920898},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.650152325630188},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5231027603149414},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5075305700302124},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49947261810302734},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4523688852787018},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4518135190010071},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4504642188549042},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4454098641872406},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4434683918952942},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38891851902008057},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.29651880264282227},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14091837406158447}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7789009809494019},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6994685530662537},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6791753768920898},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.650152325630188},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5231027603149414},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5075305700302124},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49947261810302734},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4523688852787018},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4518135190010071},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4504642188549042},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4454098641872406},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4434683918952942},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38891851902008057},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.29651880264282227},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14091837406158447},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2010.5537894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/572984","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5537894","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1589363268","https://openalex.org/W1973942054","https://openalex.org/W2048884301","https://openalex.org/W2123184444","https://openalex.org/W2160642395","https://openalex.org/W3152009116","https://openalex.org/W6635054564"],"related_works":["https://openalex.org/W2114320580","https://openalex.org/W4212932124","https://openalex.org/W2068239131","https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2540211551","https://openalex.org/W2754086592","https://openalex.org/W1969623596","https://openalex.org/W2144357574","https://openalex.org/W2120080222"],"abstract_inverted_index":{"Nowadays,":[0],"the":[1,35,67,76,91,97,109,133,136,141,149],"Network-on-Chip":[2],"(NoC)":[3],"paradigm":[4],"has":[5],"become":[6],"more":[7,9],"and":[8,23,126,138],"popular":[10],"for":[11,64,66,100],"building":[12],"an":[13],"on-chip":[14],"communication":[15],"infrastructure.":[16],"Like":[17],"in":[18,31,49],"every":[19],"traditional":[20],"network,":[21],"debugging":[22],"performance":[24,116,134,150],"monitoring":[25,39,72,101],"are":[26],"also":[27],"very":[28],"important":[29],"issues":[30],"NoC-based":[32,123],"systems.":[33],"Unfortunately,":[34],"design":[36,92],"process":[37],"of":[38,70,111,135,159],"hardware":[40],"is":[41,52,119],"a":[42,55,84,115,122,156],"time":[43,93],"consuming":[44],"activity.":[45],"The":[46],"work":[47],"presented":[48],"this":[50,89],"paper":[51],"based":[53],"on":[54,83],"high":[56,85],"level":[57],"specification":[58],"language,":[59],"called":[60],"SiLLis":[61,74],"(Simplified":[62],"Language":[63],"Listeners),":[65],"convenient":[68],"development":[69],"generic":[71],"hardware.":[73],"allows":[75],"designer":[77],"to":[78,131,139],"define":[79,114],"complex":[80],"filter":[81],"rules":[82],"abstraction":[86],"level.":[87],"In":[88],"way,":[90],"as":[94,96],"well":[95],"bandwidth":[98],"requirements":[99],"data":[102],"can":[103,127,152],"be":[104,128,153],"drastically":[105],"reduced.":[106],"To":[107],"present":[108],"benefits":[110],"SiLLis,":[112,148],"we":[113],"monitor":[117,151],"that":[118],"integrated":[120],"into":[121],"multiprocessor":[124],"System-on-Chip":[125],"used":[129],"both":[130],"analyze":[132],"system":[137],"optimize":[140],"routing":[142],"strategy":[143],"at":[144],"run-time.":[145],"By":[146],"using":[147],"realized":[154],"with":[155],"area":[157],"overhead":[158],"only":[160],"0.58":[161],"%":[162],"per":[163],"NoC":[164],"node.":[165]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}