{"id":"https://openalex.org/W2028918584","doi":"https://doi.org/10.1109/iscas.2010.5537893","title":"Run-time mapping of applications on FPGA-based reconfigurable systems","display_name":"Run-time mapping of applications on FPGA-based reconfigurable systems","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2028918584","doi":"https://doi.org/10.1109/iscas.2010.5537893","mag":"2028918584"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/147829","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044139957","display_name":"Ivan Berettat","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Ivan Berettat","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, Lausanne, VD, CH","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062883620","display_name":"Vincenzo Rana","orcid":"https://orcid.org/0000-0001-6851-1737"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]},{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Rana","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044139957"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.7532,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73288341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"3329","last_page":"3332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8566216230392456},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8488578200340271},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.823573112487793},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8146302700042725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6372733116149902},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6174851655960083},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5837695598602295},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4190228581428528},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41556042432785034},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3356170356273651}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8566216230392456},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8488578200340271},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.823573112487793},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8146302700042725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6372733116149902},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6174851655960083},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5837695598602295},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4190228581428528},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41556042432785034},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3356170356273651},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2010.5537893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:147829","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/147829","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"},{"id":"pmh:oai:re.public.polimi.it:11311/657140","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/657140","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:147829","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/147829","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[{"id":"https://openalex.org/G1421273838","display_name":"Str\u00f6mungsmechanik/Thermodynamik","funder_award_id":"27282","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G3014005801","display_name":null,"funder_award_id":"200021-127282","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G4836148144","display_name":"Immunologie des Typ-1 Diabetes.","funder_award_id":"20002","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G5256785375","display_name":null,"funder_award_id":"200021-","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G5921281487","display_name":null,"funder_award_id":"number","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G65162470","display_name":null,"funder_award_id":"Swiss National Science Foundation (SNF)","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G8445368778","display_name":"Dynamically Adaptive Architectures for Nomadic Embedded Systems","funder_award_id":"127282","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G993971353","display_name":null,"funder_award_id":"200021","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1770767549","https://openalex.org/W2006564283","https://openalex.org/W2024090996","https://openalex.org/W2078688764","https://openalex.org/W2079308193","https://openalex.org/W2125793787","https://openalex.org/W2160847478","https://openalex.org/W2162356917","https://openalex.org/W2164703619","https://openalex.org/W2169053664","https://openalex.org/W2170503424","https://openalex.org/W3142340790","https://openalex.org/W3147224349","https://openalex.org/W4253408813","https://openalex.org/W6678747069"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W2096417281","https://openalex.org/W25204318","https://openalex.org/W2077035242","https://openalex.org/W2138895528","https://openalex.org/W3042643149","https://openalex.org/W1999203047","https://openalex.org/W3201977823","https://openalex.org/W2362203107","https://openalex.org/W2084703527"],"abstract_inverted_index":{"The":[0],"role":[1],"of":[2,27,60,78,81,129,150,158,181,195],"Field-Programmable":[3],"Gate":[4],"Arrays":[5],"(FPGAs)":[6],"in":[7,13,178],"System-on-Chip":[8],"(SoC)":[9],"design":[10,105],"considerably":[11],"increased":[12],"the":[14,24,42,76,84,112,126,131,148,155,159,166,179,193,196,200],"last":[15],"few":[16],"years.":[17],"Their":[18],"established":[19],"importance":[20],"is":[21,56,169],"due":[22],"to":[23,35,41,50,66,107,137,171,174,185],"large":[25],"amount":[26],"hardware":[28],"resources":[29],"they":[30],"offer,":[31],"as":[32,34,90],"well":[33],"their":[36,53],"increasing":[37],"performance,":[38],"and":[39,153],"furthermore":[40],"support":[43],"for":[44,125],"reconfigurability.":[45],"Even":[46],"though":[47],"FPGAs":[48],"seem":[49],"have":[51],"reached":[52],"maturity,":[54],"there":[55],"still":[57],"a":[58,79,104,119,139,175],"lack":[59],"Computer-Aided":[61],"Design":[62],"(CAD)":[63],"tools":[64],"able":[65,170],"deal":[67],"with":[68,183],"dynamic":[69],"reconfiguration.":[70],"Existing":[71],"algorithms":[72],"aim":[73],"at":[74,115,123,144],"optimizing":[75,154],"performance":[77,157,194],"set":[80,128],"applications,":[82,130],"basing":[83],"computation":[85],"on":[86,111,199],"classic":[87],"metrics":[88],"(such":[89],"communication":[91],"overhead),":[92],"while":[93,190],"reconfiguration-related":[94],"issues":[95],"are":[96],"not":[97],"taken":[98],"into":[99],"consideration.":[100],"This":[101],"work":[102],"proposes":[103],"methodology":[106],"map":[108,138],"several":[109],"applications":[110,198],"FPGA":[113],"area":[114],"run-time.":[116],"Starting":[117],"from":[118],"basic":[120],"solution":[121],"found":[122],"design-time":[124],"initial":[127],"proposed":[132,167],"algorithm":[133],"makes":[134],"it":[135],"possible":[136],"new":[140,160],"application":[141],"(not":[142],"known":[143],"design-time),":[145],"both":[146],"minimizing":[147],"number":[149,180],"synthesis":[151],"processes":[152],"on-chip":[156],"application.":[161],"Experimental":[162],"results":[163],"show":[164],"that":[165],"approach":[168],"achieve":[172],"up":[173],"18%":[176],"reduction":[177],"reconfigurations":[182],"respect":[184],"an":[186],"off-line":[187],"static-mapping":[188],"approach,":[189],"generally":[191],"preserving":[192],"executed":[197],"FPGA.":[201]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-03-15T09:29:46.208133","created_date":"2016-06-24T00:00:00"}