{"id":"https://openalex.org/W2091547524","doi":"https://doi.org/10.1109/iscas.2010.5537832","title":"Fast low power translation lookaside buffers using hierarchical NAND match lines","display_name":"Fast low power translation lookaside buffers using hierarchical NAND match lines","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2091547524","doi":"https://doi.org/10.1109/iscas.2010.5537832","mag":"2091547524"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["Deptartment of Electrical Engineering, Arizona State University, Tempe, AZ, USA","Arizona State University Department of Electrical Engineering Tempe, AZ, 85287, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Deptartment of Electrical Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University Department of Electrical Engineering Tempe, AZ, 85287, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002879297","display_name":"Vikas Chaudhary","orcid":"https://orcid.org/0000-0003-0604-4162"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikas Chaudhary","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA","Intel Corp., Austin TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Austin TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.14742517,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3493","last_page":"3496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.8790934085845947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7021013498306274},{"id":"https://openalex.org/keywords/translation","display_name":"Translation (biology)","score":0.5561467409133911},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44655293226242065},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41847851872444153},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3768799901008606},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36892932653427124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3517817556858063},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.24977770447731018},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16331276297569275},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1368063986301422}],"concepts":[{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.8790934085845947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7021013498306274},{"id":"https://openalex.org/C149364088","wikidata":"https://www.wikidata.org/wiki/Q185917","display_name":"Translation (biology)","level":4,"score":0.5561467409133911},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44655293226242065},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41847851872444153},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3768799901008606},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36892932653427124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3517817556858063},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.24977770447731018},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16331276297569275},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1368063986301422},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105580179","wikidata":"https://www.wikidata.org/wiki/Q188928","display_name":"Messenger RNA","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5537832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2051416929","https://openalex.org/W2074471895","https://openalex.org/W2075079194","https://openalex.org/W2100116692","https://openalex.org/W2101230036","https://openalex.org/W2127262354","https://openalex.org/W2161011047","https://openalex.org/W6663171904","https://openalex.org/W6674925676","https://openalex.org/W6679048998"],"related_works":["https://openalex.org/W1983621239","https://openalex.org/W2357767623","https://openalex.org/W2373076786","https://openalex.org/W2152673879","https://openalex.org/W2140806655","https://openalex.org/W2378876129","https://openalex.org/W2438265345","https://openalex.org/W2335587172","https://openalex.org/W2318490588","https://openalex.org/W2367494749"],"abstract_inverted_index":{"Translation":[0],"lookaside":[1],"buffers":[2],"(TLB)":[3],"are":[4,28],"an":[5],"essential":[6],"component":[7],"to":[8,12,30,47,67,70],"speed":[9],"up":[10,66],"virtual":[11],"physical":[13,48],"address":[14,49],"translation":[15],"in":[16],"modern":[17],"microprocessors.":[18],"Here,":[19],"hierarchical":[20],"NAND":[21],"content":[22],"addressable":[23],"memory":[24],"(CAM)":[25],"match":[26,61,72],"lines":[27],"used":[29],"achieve":[31],"low":[32],"power.":[33],"Simulations":[34],"on":[35],"a":[36,45],"65":[37],"nm":[38],"foundry":[39],"process":[40],"show":[41],"single-cycle":[42],"accesses":[43],"with":[44],"clock":[46],"output":[50],"delay":[51],"of":[52],"168":[53],"ps.":[54],"For":[55],"large":[56],"(16MB)":[57],"page":[58],"sizes":[59],"the":[60],"line":[62],"energy":[63],"is":[64],"reduced":[65],"81%":[68],"compared":[69],"NOR":[71],"lines.":[73]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}