{"id":"https://openalex.org/W1989759022","doi":"https://doi.org/10.1109/iscas.2010.5537687","title":"Hardware implementation of the double-tree scan architecture","display_name":"Hardware implementation of the double-tree scan architecture","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W1989759022","doi":"https://doi.org/10.1109/iscas.2010.5537687","mag":"1989759022"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033257842","display_name":"Nathan Schemm","orcid":null},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nathan Schemm","raw_affiliation_strings":["Department of Electrical Engineering, University of Nebraska, Lincoln, Lincolnshire, NE, USA","University of Nebraska-Lincoln, Department of Electrical Engineering, 209N SEC, Lincoln, Nebraska 68588-0511, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Nebraska, Lincoln, Lincolnshire, NE, USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"University of Nebraska-Lincoln, Department of Electrical Engineering, 209N SEC, Lincoln, Nebraska 68588-0511, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051590590","display_name":"Sina Balk\u0131r","orcid":null},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sina Balkir","raw_affiliation_strings":["Department of Electrical Engineering, University of Nebraska, Lincoln, Lincolnshire, NE, USA","University of Nebraska-Lincoln, Department of Electrical Engineering, 209N SEC, Lincoln, Nebraska 68588-0511, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Nebraska, Lincoln, Lincolnshire, NE, USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"University of Nebraska-Lincoln, Department of Electrical Engineering, 209N SEC, Lincoln, Nebraska 68588-0511, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113538569","display_name":"Sharad Seth","orcid":null},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sharad Seth","raw_affiliation_strings":["Computer Science and Engineering, University of Nebraska, Lincoln, Lincolnshire, NE, USA","University of Nebraska-Lincoln, Computer Science and Engineering, 256 Avery, Lincoln, Nebraska 68588, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, University of Nebraska, Lincoln, Lincolnshire, NE, USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"University of Nebraska-Lincoln, Computer Science and Engineering, 256 Avery, Lincoln, Nebraska 68588, USA","institution_ids":["https://openalex.org/I114395901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I114395901"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"429","last_page":"432"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6625052690505981},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6090905666351318},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.602771520614624},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5832371711730957},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.547176718711853},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5137742161750793},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46214401721954346},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4599304795265198},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4471467137336731},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4470764696598053},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4432038366794586},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43163052201271057},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4273500442504883},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23441451787948608},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2063980996608734},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14951753616333008},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1174052357673645},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09453791379928589},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07413619756698608}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6625052690505981},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6090905666351318},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.602771520614624},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5832371711730957},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.547176718711853},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5137742161750793},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46214401721954346},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4599304795265198},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4471467137336731},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4470764696598053},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4432038366794586},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43163052201271057},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4273500442504883},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23441451787948608},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2063980996608734},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14951753616333008},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1174052357673645},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09453791379928589},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07413619756698608},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5537687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1488633718","https://openalex.org/W1557977552","https://openalex.org/W1763985980","https://openalex.org/W2037587557","https://openalex.org/W2127079967","https://openalex.org/W2135627440","https://openalex.org/W2146594632","https://openalex.org/W2168755502","https://openalex.org/W4239144429","https://openalex.org/W4243061192"],"related_works":["https://openalex.org/W4315697128","https://openalex.org/W3102845713","https://openalex.org/W2971502891","https://openalex.org/W3205506801","https://openalex.org/W2620506035","https://openalex.org/W2168810991","https://openalex.org/W4280599700","https://openalex.org/W2143584365","https://openalex.org/W2497016410","https://openalex.org/W2098300587"],"abstract_inverted_index":{"In":[0],"a":[1,18,27,49,73],"scan-based":[2],"test":[3,10,66],"architecture,":[4],"the":[5,32,37,41,55,80,85],"scan":[6,21,43],"power":[7,63,81],"and":[8,9,35,60,70],"data":[11],"volume":[12],"can":[13],"be":[14],"reduced":[15],"by":[16],"utilizing":[17],"double":[19],"tree":[20],"(DTS)":[22],"architecture.":[23,44,86],"This":[24],"paper":[25],"presents":[26],"novel":[28],"hardware":[29,38],"implementation":[30,46],"of":[31,57,84],"DTS":[33],"architecture":[34],"compares":[36],"overhead":[39],"with":[40],"conventional":[42],"The":[45],"proposed":[47],"utilizes":[48],"clock":[50],"structure":[51],"which":[52],"greatly":[53],"decreases":[54],"number":[56],"clocked":[58],"flip-flops":[59],"thereby":[61],"reduces":[62],"consumption.":[64],"A":[65],"chip":[67],"is":[68],"designed":[69],"fabricated":[71],"in":[72],"0.5":[74],"\u03bcm":[75],"CMOS":[76],"technology":[77],"to":[78],"verify":[79],"saving":[82],"properties":[83]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}