{"id":"https://openalex.org/W2033882786","doi":"https://doi.org/10.1109/iscas.2010.5537602","title":"IP-cores design for the kNN classifier","display_name":"IP-cores design for the kNN classifier","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2033882786","doi":"https://doi.org/10.1109/iscas.2010.5537602","mag":"2033882786"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070325341","display_name":"\u0397\u03bb\u03af\u03b1\u03c2 \u03a3. \u039c\u03b1\u03bd\u03c9\u03bb\u03ac\u03ba\u03bf\u03c2","orcid":"https://orcid.org/0000-0001-6376-0419"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Elias S. Manolakos","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens Panepistimiopolis, Athens, Greece","Department of Informatics & Telecommunications, University of Athens, Panepistimioupolis, Ilisia, 15784, Athens, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens Panepistimiopolis, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications, University of Athens, Panepistimioupolis, Ilisia, 15784, Athens, Greece#TAB#","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087501212","display_name":"Ioannis Stamoulias","orcid":"https://orcid.org/0000-0002-0893-1219"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Stamoulias","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens Panepistimiopolis, Athens, Greece","Department of Informatics & Telecommunications, University of Athens, Panepistimioupolis, Ilisia, 15784, Athens, Greece#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens Panepistimiopolis, Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"Department of Informatics & Telecommunications, University of Athens, Panepistimioupolis, Ilisia, 15784, Athens, Greece#TAB#","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5070325341"],"corresponding_institution_ids":["https://openalex.org/I200777214"],"apc_list":null,"apc_paid":null,"fwci":2.22554139,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.87632357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"7","issue":null,"first_page":"4133","last_page":"4136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9771999716758728,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8375440835952759},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7651717066764832},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6520200967788696},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6468188762664795},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.6389670372009277},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6008509397506714},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.49674803018569946},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.48494628071784973},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4473068118095398},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.43087732791900635},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3890402317047119},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34522730112075806},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27483028173446655},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.271212100982666}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8375440835952759},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7651717066764832},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6520200967788696},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6468188762664795},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.6389670372009277},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6008509397506714},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.49674803018569946},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.48494628071784973},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4473068118095398},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.43087732791900635},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3890402317047119},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34522730112075806},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27483028173446655},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.271212100982666},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5537602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1584468971","https://openalex.org/W2090081741","https://openalex.org/W2124592110","https://openalex.org/W2128804044","https://openalex.org/W2132046011","https://openalex.org/W2799061466","https://openalex.org/W2995746888","https://openalex.org/W4302161581"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2538906952"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,12,33,91,143,152,162],"systematic":[3],"design":[4],"of":[5,23,29,35,90,103,129,150,154],"two":[6,57,151],"linear":[7,58],"array":[8,59],"IP":[9,69],"cores":[10,70],"for":[11,20,86,99,161],"k-nearest":[13],"neighbor":[14],"(k-NN)":[15],"benchmark":[16],"classifier.":[17],"The":[18,56],"need":[19],"real-time":[21],"classification":[22,124],"data":[24],"vectors":[25,131],"with":[26,127],"possibly":[27],"thousands":[28,128],"features":[30],"(dimensions)":[31],"motivates":[32],"implementation":[34],"this":[36],"widely":[37],"used":[38,78,116],"algorithm":[39],"in":[40,42,71],"hardware":[41],"order":[43],"to":[44,79,117],"achieve":[45],"very":[46,120],"high":[47],"performance":[48,153],"by":[49,147],"exploiting":[50],"block":[51],"pipelining":[52],"and":[53,106],"parallel":[54,84],"processing.":[55],"architectures":[60,85],"that":[61,75,112],"we":[62],"designed":[63],"have":[64,96],"been":[65,97],"described":[66],"as":[67],"soft":[68],"fully":[72],"parameterizable":[73],"VHDL":[74],"can":[76,114],"be":[77,115],"synthesize":[80],"effortlessly":[81],"different":[82],"k-NN":[83,123],"any":[87],"desirable":[88],"combination":[89],"problem":[92],"size":[93,122,139],"parameters.":[94],"They":[95],"evaluated":[98],"a":[100,136,148],"large":[101,121],"variety":[102],"parameter":[104],"combinations":[105],"Xilinx":[107],"FPGAs.":[108],"It":[109],"is":[110],"shown":[111],"they":[113],"solve":[118],"efficiently":[119],"problems,":[125],"even":[126],"training":[130],"or":[132],"vector":[133],"dimensions,":[134],"using":[135],"single,":[137],"moderate":[138],"FPGA":[140,144],"device.":[141],"Furthermore":[142],"implementations":[145,160],"exceed":[146],"factor":[149],"optimized":[155],"NVIDIA":[156],"CUDA":[157],"API":[158],"software":[159],"powerful":[163],"GeForce":[164],"8800GTX":[165],"GPU.":[166]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}