{"id":"https://openalex.org/W1966116895","doi":"https://doi.org/10.1109/iscas.2010.5537507","title":"Improving verification coverage of analog circuit blocks by state space-guided transient simulation","display_name":"Improving verification coverage of analog circuit blocks by state space-guided transient simulation","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W1966116895","doi":"https://doi.org/10.1109/iscas.2010.5537507","mag":"1966116895"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080174920","display_name":"Sebastian Steinhorst","orcid":"https://orcid.org/0000-0002-4096-2584"},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Steinhorst","raw_affiliation_strings":["Electronic Design Methodology Group, Department of Computer Science, University of Frankfurt am Main, Germany","Electronic Design Methodology Group, Department of Computer Science University of Frankfurt/Main, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Design Methodology Group, Department of Computer Science, University of Frankfurt am Main, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Electronic Design Methodology Group, Department of Computer Science University of Frankfurt/Main, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038049766","display_name":"Lars Hedrich","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Hedrich","raw_affiliation_strings":["Electronic Design Methodology Group, Department of Computer Science, University of Frankfurt am Main, Mainz, Germany","Electronic Design Methodology Group, Department of Computer Science University of Frankfurt/Main, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Design Methodology Group, Department of Computer Science, University of Frankfurt am Main, Mainz, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Electronic Design Methodology Group, Department of Computer Science University of Frankfurt/Main, Germany","institution_ids":["https://openalex.org/I114090438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0121,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.76635688,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"645","last_page":"648"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.678642988204956},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6543347835540771},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.5155289173126221},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4837060570716858},{"id":"https://openalex.org/keywords/transient-analysis","display_name":"Transient analysis","score":0.47725459933280945},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3742040693759918},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30148637294769287},{"id":"https://openalex.org/keywords/transient-response","display_name":"Transient response","score":0.22088095545768738},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16829058527946472},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16369503736495972},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09531056880950928},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08869969844818115}],"concepts":[{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.678642988204956},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6543347835540771},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.5155289173126221},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4837060570716858},{"id":"https://openalex.org/C2989121073","wikidata":"https://www.wikidata.org/wiki/Q1309019","display_name":"Transient analysis","level":3,"score":0.47725459933280945},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3742040693759918},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30148637294769287},{"id":"https://openalex.org/C85761212","wikidata":"https://www.wikidata.org/wiki/Q1974593","display_name":"Transient response","level":2,"score":0.22088095545768738},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16829058527946472},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16369503736495972},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09531056880950928},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08869969844818115},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5537507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W77078696","https://openalex.org/W1964164497","https://openalex.org/W1966190965","https://openalex.org/W2011039300","https://openalex.org/W2095790256","https://openalex.org/W2108831600","https://openalex.org/W2116358561","https://openalex.org/W2152383599","https://openalex.org/W2162314935","https://openalex.org/W2169895193","https://openalex.org/W2485941257","https://openalex.org/W3150324509","https://openalex.org/W4233499954","https://openalex.org/W4243875663","https://openalex.org/W4285719527","https://openalex.org/W6685366018","https://openalex.org/W6722433534"],"related_works":["https://openalex.org/W2758798772","https://openalex.org/W2001630809","https://openalex.org/W2081338125","https://openalex.org/W2537731695","https://openalex.org/W4239924455","https://openalex.org/W4244925124","https://openalex.org/W2377879397","https://openalex.org/W2903984874","https://openalex.org/W1577327694","https://openalex.org/W2887517211"],"abstract_inverted_index":{"In":[0],"this":[1],"contribution":[2],"a":[3,26,58],"novel":[4],"methodology":[5],"for":[6,48,87],"verification":[7,82,105],"of":[8,15,18,31,51,94,103,109,123],"analog":[9,20,33],"circuit":[10,61,96],"blocks":[11],"with":[12],"the":[13,19,32,52,63,68,81,95,101,121,124],"aim":[14],"full":[16],"coverage":[17],"state":[21,28,37,76,90],"space":[22,29],"is":[23],"proposed.":[24],"On":[25],"discretized":[27],"model":[30],"system,":[34],"an":[35],"efficient":[36],"space-guided":[38],"input":[39,46,50,78,92],"stimuli":[40,47,79],"generation":[41],"algorithm":[42],"produces":[43],"piecewise":[44],"linear":[45],"every":[49,88],"system":[53],"under":[54,97],"verification.":[55],"Processed":[56],"by":[57,74],"conventional":[59],"transient":[60],"simulator,":[62],"simulation":[64],"results":[65,83],"are":[66],"covering":[67],"system's":[69],"complete":[70,75],"dynamic":[71],"behavior.":[72],"Simulation":[73],"space-covering":[77],"guarantees":[80],"to":[84,117],"be":[85],"sound":[86],"possible":[89],"and":[91,106],"stimulus":[93],"verification,":[98],"which":[99],"increases":[100],"significance":[102],"property":[104],"equivalence":[107],"checking":[108],"transistor":[110],"netlists":[111],"versus":[112],"behavioral":[113],"models.":[114],"The":[115],"application":[116],"example":[118],"circuits":[119],"shows":[120],"feasibility":[122],"approach.":[125]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}