{"id":"https://openalex.org/W2017550231","doi":"https://doi.org/10.1109/iscas.2010.5537482","title":"A novel counter-based low complexity inner-product architecture for high speed inputs","display_name":"A novel counter-based low complexity inner-product architecture for high speed inputs","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2017550231","doi":"https://doi.org/10.1109/iscas.2010.5537482","mag":"2017550231"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537482","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039907387","display_name":"Manas Ranjan Meher","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Manas Ranjan Meher","raw_affiliation_strings":["Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018516888","display_name":"Ching Chuen Jong","orcid":"https://orcid.org/0000-0003-1178-9062"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ching-Chuen Jong","raw_affiliation_strings":["Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029335324","display_name":"Chip-Hong Chang","orcid":"https://orcid.org/0000-0002-8897-6176"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chip-Hong Chang","raw_affiliation_strings":["Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035102341","display_name":"Jeremy Yung Shern Low","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Jeremy Yung Shern Low","raw_affiliation_strings":["Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039907387"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70700105,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"705","last_page":"708"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.6425106525421143},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6291462182998657},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.6223398447036743},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5711694359779358},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.48347097635269165},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4754863977432251},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.47346869111061096},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4202445149421692},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3456404209136963},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3423522710800171},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30860254168510437},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09637430310249329},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09602272510528564},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.07708925008773804}],"concepts":[{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.6425106525421143},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6291462182998657},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.6223398447036743},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5711694359779358},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48347097635269165},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4754863977432251},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.47346869111061096},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4202445149421692},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3456404209136963},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3423522710800171},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30860254168510437},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09637430310249329},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09602272510528564},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.07708925008773804},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5537482","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1532257897","https://openalex.org/W1584008964","https://openalex.org/W2024874452","https://openalex.org/W2127315706","https://openalex.org/W2134248015","https://openalex.org/W2135681041","https://openalex.org/W2141697220","https://openalex.org/W2166284565","https://openalex.org/W2166787798","https://openalex.org/W2294957169","https://openalex.org/W3142326970","https://openalex.org/W4210673018","https://openalex.org/W6684630495"],"related_works":["https://openalex.org/W2136583354","https://openalex.org/W2111238207","https://openalex.org/W2760721665","https://openalex.org/W2107954672","https://openalex.org/W330130819","https://openalex.org/W2288610023","https://openalex.org/W2112044895","https://openalex.org/W3121416282","https://openalex.org/W1925544630","https://openalex.org/W2004686618"],"abstract_inverted_index":{"This":[0,68],"paper":[1],"presents":[2],"a":[3,39,59,136],"new":[4],"methodology":[5],"of":[6,9,27,35,38,41,75,98,138,187],"multiplierless":[7],"implementation":[8],"inner-product":[10,13,128,181,190,194],"computation.":[11],"The":[12,47,103,184],"computation":[14,182],"is":[15,152,164,170],"decomposed":[16],"to":[17,85,124,172],"form":[18],"an":[19,23],"architecture":[20,191],"that":[21,49,197],"facilitates":[22],"efficient":[24],"serial":[25,60],"accumulation":[26,69,150],"the":[28,31,44,72,76,99,126,131,149,161,168,188],"1's":[29,48,66],"in":[30],"partial":[32,53,77,100,157],"product":[33,54,78,101,158],"matrix":[34,79],"each":[36,52,96],"multiplication":[37],"pair":[40],"elements":[42],"from":[43],"input":[45],"vectors.":[46],"appear":[50],"at":[51,95,135],"position":[55],"are":[56,106],"accumulated":[57],"by":[58,80,119],"D":[61],"flip":[62],"flop":[63],"(DFF)":[64],"based":[65,113],"counter.":[67],"stage":[70],"reduces":[71],"column":[73],"height":[74],"transforming":[81],"L":[82],"vertical":[83],"bits":[84,94],"\u230alog":[86],"<sub":[87],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[88],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[89],"L\u230b":[90],"+":[91],"1":[92],"horizontal":[93],"coordinate":[97],"matrix.":[102],"counter":[104,132],"outputs":[105],"further":[107],"summed":[108],"using":[109],"carry":[110,121],"save":[111],"addition":[112,123],"on":[114,143],"Dadda's":[115],"reduction":[116,159],"algorithm":[117],"followed":[118],"final":[120,127],"propagating":[122],"obtain":[125],"result.":[129],"As":[130],"can":[133],"operate":[134],"frequency":[137],"2":[139],"GHz":[140],"when":[141],"implemented":[142],"TSMC":[144],"0.18":[145],"\u03bcm":[146],"CMOS":[147],"process,":[148],"time":[151],"reduced":[153,166],"significantly.":[154],"With":[155],"simpler":[156],"tree,":[160],"hardware":[162],"complexity":[163],"substantially":[165],"while":[167],"throughput":[169],"maintained":[171],"be":[173],"comparable":[174],"or":[175],"better":[176],"than":[177,202],"many":[178,203],"existing":[179,204],"parallel":[180],"architectures.":[183,205],"synthesis":[185],"results":[186],"proposed":[189],"for":[192],"various":[193],"lengths":[195],"show":[196],"it":[198],"has":[199],"lower":[200],"area-delay-product":[201]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}