{"id":"https://openalex.org/W2153502022","doi":"https://doi.org/10.1109/iscas.2010.5537439","title":"Neural network based on-chip thermal simulator","display_name":"Neural network based on-chip thermal simulator","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2153502022","doi":"https://doi.org/10.1109/iscas.2010.5537439","mag":"2153502022"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/48844","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101614264","display_name":"Pratyush Kumar","orcid":"https://orcid.org/0000-0002-4168-6534"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Pratyush Kumar","raw_affiliation_strings":["Embedded Systems Laboratory, EPFL-STI-IEL-ESL, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, EPFL-STI-IEL-ESL, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["Embedded Systems Laboratory, EPFL-STI-IEL-ESL, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, EPFL-STI-IEL-ESL, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101614264"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.0587,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.88224211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1599","last_page":"1602"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9672360420227051},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7532151937484741},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6608171463012695},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.611395537853241},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5691636204719543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5486512780189514},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.473176509141922},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4310590326786041},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.4307510554790497},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3890867233276367},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10918384790420532}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9672360420227051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7532151937484741},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6608171463012695},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.611395537853241},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5691636204719543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5486512780189514},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.473176509141922},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4310590326786041},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.4307510554790497},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3890867233276367},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10918384790420532},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2010.5537439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.363.1553","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.363.1553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://infoscience.epfl.ch/record/147826/files/ISCAS2010-04072827.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.tind.io:147826","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/48844","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:147826","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/48844","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/12","display_name":"Responsible consumption and production"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1524387321","https://openalex.org/W1578671836","https://openalex.org/W1917374767","https://openalex.org/W1992972830","https://openalex.org/W2022740893","https://openalex.org/W2042040624","https://openalex.org/W2056312106","https://openalex.org/W2077737229","https://openalex.org/W2095942479","https://openalex.org/W2114727053","https://openalex.org/W2129960401","https://openalex.org/W2135866753","https://openalex.org/W2137902180","https://openalex.org/W2143316703","https://openalex.org/W2143667874","https://openalex.org/W2175450662","https://openalex.org/W2240844422","https://openalex.org/W3146284708","https://openalex.org/W3148862943","https://openalex.org/W6681448912","https://openalex.org/W6792876233"],"related_works":["https://openalex.org/W2128705133","https://openalex.org/W3151656656","https://openalex.org/W2502691491","https://openalex.org/W2132658913","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W2163916301","https://openalex.org/W4387782849","https://openalex.org/W2883146944"],"abstract_inverted_index":{"With":[0],"increasing":[1],"power":[2],"densities,":[3],"runtime":[4,42],"thermal":[5,37,55],"management":[6,43],"is":[7,100],"becoming":[8],"a":[9,27,61,76,108,138],"necessity":[10],"in":[11,102],"today's":[12],"systems,":[13],"especially":[14],"so":[15],"for":[16,44,85],"highly":[17],"integrated":[18],"Multi-Processor":[19],"Systems-on-Chip":[20],"(MPSoCs).":[21],"In":[22],"this":[23],"paper,":[24],"we":[25],"propose":[26],"neural":[28],"network":[29],"(NN)":[30],"based":[31],"approach":[32],"to":[33,39,129],"implement":[34],"an":[35,92],"on-chip":[36],"simulator":[38],"aid":[40],"such":[41,104],"MPSoCs.":[45],"The":[46],"proposed":[47,113],"method":[48],"combines":[49],"the":[50,54,58,65,80,112,120,125,134],"advantage":[51],"of":[52,57,67,72,119,131,133,141],"approximating":[53],"properties":[56],"chip":[59],"as":[60,105],"linear":[62],"system":[63],"with":[64,79,91,137],"ease":[66],"fully":[68],"parallel":[69],"analog":[70],"implementation":[71],"NNs.":[73],"We":[74],"perform":[75],"case":[77],"study":[78],"Niagara":[81],"UltraSPARC":[82],"T1":[83],"MPSoC":[84,121],"real-life":[86],"applications,":[87],"benchmarking":[88],"our":[89],"results":[90],"accurate":[93],"higher":[94],"order":[95],"Runge-Kutta":[96],"(RK4)":[97],"solver,":[98,136],"that":[99],"employed":[101],"tools":[103],"HotSpot.":[106],"Within":[107],"few":[109],"gate":[110],"delays,":[111],"NN":[114],"design":[115],"can":[116],"simulate":[117],"temperatures":[118],"500":[122],"ms":[123],"into":[124],"future":[126],"-":[127],"corresponding":[128],"thousands":[130],"iterations":[132],"RK4":[135],"maximum":[139],"error":[140],"1-2":[142],"K.":[143]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}