{"id":"https://openalex.org/W2040790098","doi":"https://doi.org/10.1109/iscas.2010.5537422","title":"A novel scalable and reconfigurable emulation platform for embedded systems verification","display_name":"A novel scalable and reconfigurable emulation platform for embedded systems verification","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2040790098","doi":"https://doi.org/10.1109/iscas.2010.5537422","mag":"2040790098"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537422","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537422","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061323274","display_name":"M. Di Marzio","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Di Marzio","raw_affiliation_strings":["CAD Group-Politecnico di Torino-DAUIN, Torino, Italy","CAD Group - Politecnico di Torino - DAUIN 10129 Torino, Italy"],"affiliations":[{"raw_affiliation_string":"CAD Group-Politecnico di Torino-DAUIN, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"CAD Group - Politecnico di Torino - DAUIN 10129 Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035251234","display_name":"Michelangelo Grosso","orcid":"https://orcid.org/0000-0002-9726-0356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Grosso","raw_affiliation_strings":["CAD Group-Politecnico di Torino-DAUIN, Torino, Italy","CAD Group - Politecnico di Torino - DAUIN 10129 Torino, Italy"],"affiliations":[{"raw_affiliation_string":"CAD Group-Politecnico di Torino-DAUIN, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"CAD Group - Politecnico di Torino - DAUIN 10129 Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["CAD Group-Politecnico di Torino-DAUIN, Torino, Italy","CAD Group - Politecnico di Torino - DAUIN 10129 Torino, Italy"],"affiliations":[{"raw_affiliation_string":"CAD Group-Politecnico di Torino-DAUIN, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"CAD Group - Politecnico di Torino - DAUIN 10129 Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Sterpone","raw_affiliation_strings":["CAD Group-Politecnico di Torino-DAUIN, Torino, Italy","CAD Group - Politecnico di Torino - DAUIN 10129 Torino, Italy"],"affiliations":[{"raw_affiliation_string":"CAD Group-Politecnico di Torino-DAUIN, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"CAD Group - Politecnico di Torino - DAUIN 10129 Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046702649","display_name":"G. Audisio","orcid":null},"institutions":[{"id":"https://openalex.org/I2799899383","display_name":"Pirelli (Italy)","ror":"https://ror.org/03eh15043","country_code":"IT","type":"company","lineage":["https://openalex.org/I2799899383"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Audisio","raw_affiliation_strings":["Pirelli Tyre S.p.A., Milan, Italy","Pirelli Tyres S.p.A. 20126 Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Pirelli Tyre S.p.A., Milan, Italy","institution_ids":["https://openalex.org/I2799899383"]},{"raw_affiliation_string":"Pirelli Tyres S.p.A. 20126 Milano, Italy","institution_ids":["https://openalex.org/I2799899383"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003304367","display_name":"Marco Sabatini","orcid":"https://orcid.org/0000-0002-2403-848X"},"institutions":[{"id":"https://openalex.org/I2799899383","display_name":"Pirelli (Italy)","ror":"https://ror.org/03eh15043","country_code":"IT","type":"company","lineage":["https://openalex.org/I2799899383"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sabatini","raw_affiliation_strings":["Pirelli Tyre S.p.A., Milan, Italy","Pirelli Tyres S.p.A. 20126 Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Pirelli Tyre S.p.A., Milan, Italy","institution_ids":["https://openalex.org/I2799899383"]},{"raw_affiliation_string":"Pirelli Tyres S.p.A. 20126 Milano, Italy","institution_ids":["https://openalex.org/I2799899383"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5061323274"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.0099,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7750093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"865","last_page":"868"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7908815145492554},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.763178825378418},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7467310428619385},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6442815065383911},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5479245185852051},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5322142839431763},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.4993727207183838},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.48736339807510376},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.465087354183197},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4452807605266571},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.44519785046577454},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.43363597989082336},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.43251559138298035},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4200475215911865},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.30753064155578613},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20909959077835083}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7908815145492554},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.763178825378418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7467310428619385},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6442815065383911},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5479245185852051},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5322142839431763},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.4993727207183838},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.48736339807510376},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.465087354183197},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4452807605266571},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.44519785046577454},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.43363597989082336},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.43251559138298035},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4200475215911865},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.30753064155578613},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20909959077835083},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2010.5537422","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537422","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2303366","is_oa":false,"landing_page_url":"http://porto.polito.it/2303366/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1973113362","https://openalex.org/W2041129851","https://openalex.org/W2082497097","https://openalex.org/W2134554255","https://openalex.org/W2146938890","https://openalex.org/W2147680600","https://openalex.org/W2542866943"],"related_works":["https://openalex.org/W2135756607","https://openalex.org/W4255789569","https://openalex.org/W1928822090","https://openalex.org/W2379784933","https://openalex.org/W2130564948","https://openalex.org/W2399012645","https://openalex.org/W2535719568","https://openalex.org/W1995589254","https://openalex.org/W2004066214","https://openalex.org/W2546264221"],"abstract_inverted_index":{"Modern":[0],"embedded":[1,33,82,135,153],"systems":[2,43,83],"are":[3,181],"characterized":[4],"by":[5,30],"a":[6,40,46,71,86,98,103,126,150,176],"heterogeneous":[7],"architecture":[8,96],"including":[9],"several":[10],"modules":[11],"(e.g.,":[12],"DSPs,":[13],"memories":[14],"and":[15,57,65,77,102,144,164,172],"mixed-signal":[16],"IPs)":[17],"often":[18],"integrated":[19],"with":[20,108],"one":[21],"or":[22],"more":[23],"microprocessor":[24,104],"cores":[25],"controlling":[26],"the":[27,75,109,115,119,130,134,147,184,187],"system":[28,136],"functionalities":[29],"means":[31],"of":[32,38,42,80,118,133,149,162,186],"software":[34,78,131],"programs.":[35],"The":[36,89,138],"verification":[37,79,121,132,157],"such":[39],"kind":[41],"has":[44],"become":[45],"challenge":[47],"due":[48],"to":[49,146],"their":[50],"increasing":[51],"complexity":[52],"that":[53],"makes":[54],"traditional":[55],"simulation":[56],"emulation":[58],"techniques":[59],"unaffordable":[60],"methods":[61],"for":[62,74],"current":[63],"quality":[64],"time-to-market":[66],"constraints.":[67],"This":[68],"paper":[69],"presents":[70],"new":[72],"platform":[73],"hardware":[76],"modern":[81],"based":[84],"on":[85,175],"reconfigurable":[87],"device.":[88],"main":[90],"novelty":[91],"consists":[92],"in":[93],"an":[94],"infrastructure":[95],"containing":[97],"signal":[99],"processing":[100],"IP":[101],"core":[105],"flexibly":[106],"interfaced":[107],"device":[110],"under":[111],"validation,":[112],"aimed":[113],"at":[114,159],"overall":[116],"reduction":[117],"design":[120,163],"time.":[122],"It":[123],"also":[124],"provides":[125],"dynamic":[127],"interface":[128,169],"supporting":[129],"microprocessors.":[137],"proposed":[139,188],"environment":[140],"is":[141],"fully":[142],"scalable":[143],"adaptable":[145],"requirements":[148],"general":[151],"purpose":[152],"system,":[154],"enabling":[155],"advanced":[156],"flows":[158],"different":[160],"phases":[161],"integration":[165],"without":[166],"time":[167],"expensive":[168],"modification.":[170],"Experimental":[171],"performance":[173],"analysis":[174],"real":[177],"industrial":[178],"case":[179],"study":[180],"reported":[182],"proving":[183],"effectiveness":[185],"solution.":[189]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}