{"id":"https://openalex.org/W1988950300","doi":"https://doi.org/10.1109/iscas.2010.5537394","title":"A fast procedure for canonical ambiguity groups determination in nonlinear analog circuits","display_name":"A fast procedure for canonical ambiguity groups determination in nonlinear analog circuits","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W1988950300","doi":"https://doi.org/10.1109/iscas.2010.5537394","mag":"1988950300"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059517598","display_name":"B. Cannas","orcid":"https://orcid.org/0000-0002-2766-0557"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Barbara Cannas","raw_affiliation_strings":["Electric and Electronic Engineering Department, University of Cagliari, Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electric and Electronic Engineering Department, University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081934390","display_name":"Alessandra Fanni","orcid":"https://orcid.org/0000-0001-8604-5282"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandra Fanni","raw_affiliation_strings":["Electric and Electronic Engineering Department, University of Cagliari, Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electric and Electronic Engineering Department, University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078463546","display_name":"Augusto Montisci","orcid":"https://orcid.org/0000-0003-0008-2985"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Augusto Montisci","raw_affiliation_strings":["Electric and Electronic Engineering Department, University of Cagliari, Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electric and Electronic Engineering Department, University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07927509,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":null,"first_page":"1539","last_page":"1542"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/identifiability","display_name":"Identifiability","score":0.94593346118927},{"id":"https://openalex.org/keywords/ambiguity","display_name":"Ambiguity","score":0.8632985353469849},{"id":"https://openalex.org/keywords/a-priori-and-a-posteriori","display_name":"A priori and a posteriori","score":0.6288464069366455},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5822356343269348},{"id":"https://openalex.org/keywords/canonical-form","display_name":"Canonical form","score":0.5244762301445007},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5238283276557922},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.5152716636657715},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48615118861198425},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45028433203697205},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.43414944410324097},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.37755098938941956},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2826542556285858},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15913766622543335},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.12213337421417236},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09982219338417053}],"concepts":[{"id":"https://openalex.org/C122770356","wikidata":"https://www.wikidata.org/wiki/Q1656753","display_name":"Identifiability","level":2,"score":0.94593346118927},{"id":"https://openalex.org/C2780522230","wikidata":"https://www.wikidata.org/wiki/Q1140419","display_name":"Ambiguity","level":2,"score":0.8632985353469849},{"id":"https://openalex.org/C75553542","wikidata":"https://www.wikidata.org/wiki/Q178161","display_name":"A priori and a posteriori","level":2,"score":0.6288464069366455},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5822356343269348},{"id":"https://openalex.org/C204707403","wikidata":"https://www.wikidata.org/wiki/Q1152398","display_name":"Canonical form","level":2,"score":0.5244762301445007},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5238283276557922},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.5152716636657715},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48615118861198425},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45028433203697205},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.43414944410324097},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.37755098938941956},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2826542556285858},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15913766622543335},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.12213337421417236},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09982219338417053},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2010.5537394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unica.it:11584/103183","is_oa":false,"landing_page_url":"http://hdl.handle.net/11584/103183","pdf_url":null,"source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1543638401","https://openalex.org/W2003195392","https://openalex.org/W2018723009","https://openalex.org/W2072667966","https://openalex.org/W2126571583","https://openalex.org/W2143441220","https://openalex.org/W2170227515"],"related_works":["https://openalex.org/W2724847603","https://openalex.org/W2034041141","https://openalex.org/W2184661725","https://openalex.org/W1994928029","https://openalex.org/W2768219013","https://openalex.org/W2646718537","https://openalex.org/W1992978745","https://openalex.org/W1969609473","https://openalex.org/W2067088843","https://openalex.org/W8534870"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,23],"procedure":[4],"for":[5],"ambiguity":[6,49],"groups":[7],"determination":[8],"both":[9],"in":[10],"linear":[11,14],"and":[12],"non":[13],"circuits":[15],"is":[16,58],"proposed.":[17],"Such":[18],"procedure,":[19],"based":[20],"on":[21],"the":[22,41,45,54,61,64],"priori":[24],"identifiability":[25,52],"concept,":[26],"represents":[27],"an":[28],"improvement":[29],"with":[30],"respect":[31],"to":[32,38],"previous":[33],"approaches,":[34],"since":[35],"allows":[36],"one":[37],"greatly":[39],"reduce":[40],"computational":[42],"complexity":[43],"of":[44,47,53,63],"evaluation":[46],"canonical":[48],"groups.":[50],"The":[51],"circuit":[55],"under":[56],"test":[57],"investigated":[59],"analyzing":[60],"coefficients":[62],"Input-Output":[65],"relationship.":[66]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}