{"id":"https://openalex.org/W1970577168","doi":"https://doi.org/10.1109/iscas.2010.5537246","title":"Reducing offset errors in MITE systems by precise floating gate programming","display_name":"Reducing offset errors in MITE systems by precise floating gate programming","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W1970577168","doi":"https://doi.org/10.1109/iscas.2010.5537246","mag":"1970577168"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091068770","display_name":"Craig Schlottmann","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Craig Schlottmann","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical and Computer Engineering Georgia, Institute of Technology Atlanta, Georgia]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical and Computer Engineering Georgia, Institute of Technology Atlanta, Georgia]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055345434","display_name":"Brian Degnan","orcid":"https://orcid.org/0000-0002-6567-6998"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Degnan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical and Computer Engineering Georgia, Institute of Technology Atlanta, Georgia]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical and Computer Engineering Georgia, Institute of Technology Atlanta, Georgia]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013665934","display_name":"David Abramson","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Abramson","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical and Computer Engineering Georgia, Institute of Technology Atlanta, Georgia]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical and Computer Engineering Georgia, Institute of Technology Atlanta, Georgia]","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105781337","display_name":"P. Hasler","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Hasler","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","[School of Electrical and Computer Engineering Georgia, Institute of Technology Atlanta, Georgia]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[School of Electrical and Computer Engineering Georgia, Institute of Technology Atlanta, Georgia]","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091068770"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.4223,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64548417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1340","last_page":"1343"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6982346177101135},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6818434596061707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5588024854660034},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5446240305900574},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.521660327911377},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4180828630924225},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4104588031768799},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2895123362541199},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27032652497291565}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6982346177101135},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6818434596061707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5588024854660034},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5446240305900574},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.521660327911377},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4180828630924225},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4104588031768799},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2895123362541199},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27032652497291565},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5537246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1523109339","https://openalex.org/W1836230231","https://openalex.org/W1842426551","https://openalex.org/W1988380171","https://openalex.org/W2079826846","https://openalex.org/W2119355654","https://openalex.org/W2140281076","https://openalex.org/W2141940360","https://openalex.org/W2151607706","https://openalex.org/W2157926305","https://openalex.org/W2162956329","https://openalex.org/W2171203100","https://openalex.org/W2565467808","https://openalex.org/W4243832265","https://openalex.org/W4246374952","https://openalex.org/W6631448763","https://openalex.org/W6677896654"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W1965493748","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2109445684","https://openalex.org/W4241196849"],"abstract_inverted_index":{"Multiple-Input":[0],"Translinear":[1],"Elements":[2],"(MITEs)":[3],"are":[4],"a":[5,50,55,63,67],"powerful":[6],"tool":[7],"for":[8,33,41],"implementing":[9],"translinear":[10,15],"networks.":[11],"Large-scale":[12],"implementations":[13],"of":[14,74],"networks":[16],"have":[17,59],"been":[18,60],"plagued":[19],"by":[20],"mismatch":[21,75],"when":[22],"implemented":[23],"in":[24,84],"standard":[25],"CMOS":[26,71],"processes.":[27],"The":[28],"floating-gate":[29],"MITE":[30,36],"approach":[31],"allows":[32],"adjustments":[34],"to":[35,39,46,62],"elements":[37],"post-fabrication":[38],"compensate":[40],"process-induced":[42],"mismatch.":[43],"In":[44],"order":[45],"demonstrate":[47],"this":[48],"approach,":[49],"2D-vector":[51],"magnitude":[52],"circuit":[53,58],"and":[54,79,82],"cube":[56],"root":[57],"synthesized":[61],"reprogrammable":[64],"architecture":[65],"on":[66],"0.35\u03bcm,":[68],"commercially":[69],"available,":[70],"process.":[72],"Sources":[73],"were":[76],"predicted,":[77],"identified,":[78],"then":[80],"measured":[81],"compensated":[83],"silicon.":[85]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}