{"id":"https://openalex.org/W1979231186","doi":"https://doi.org/10.1109/iscas.2010.5537133","title":"Design metrics for RTL level estimation of delay variability due to intradie (random) variations","display_name":"Design metrics for RTL level estimation of delay variability due to intradie (random) variations","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W1979231186","doi":"https://doi.org/10.1109/iscas.2010.5537133","mag":"1979231186"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007456624","display_name":"Michael Merrett","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Michael Merrett","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, UK","School of Electronics and Computer Science, University of Southampton,#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton,#TAB#","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116804717","display_name":"Yangang Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yangang Wang","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, UK","School of Electronics and Computer Science, University of Southampton,#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton,#TAB#","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077466475","display_name":"Mark Zwoli\u0144ski","orcid":"https://orcid.org/0000-0002-2230-625X"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mark Zwolinski","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, UK","School of Electronics and Computer Science, University of Southampton,#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton,#TAB#","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080441536","display_name":"Koushik Maharatna","orcid":"https://orcid.org/0000-0001-6518-2755"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Koushik Maharatna","raw_affiliation_strings":["School of Electronics and Computer Science, University of Southampton, UK","School of Electronics and Computer Science, University of Southampton,#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"School of Electronics and Computer Science, University of Southampton,#TAB#","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Dipartimento di Ingegneria, dell'Informazione DII, Universit\u00e0 di Siena, Italy","Dipartimento di Ingegneria dell'Informazione (DII) Universita di Siena"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria, dell'Informazione DII, Universit\u00e0 di Siena, Italy","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione (DII) Universita di Siena","institution_ids":["https://openalex.org/I102064193"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5007456624"],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.06346982,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2498","last_page":"2501"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.7549876570701599},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6889398694038391},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6214565634727478},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.598172128200531},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.49069488048553467},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4841197431087494},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.4219244122505188},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4082677960395813},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3410906195640564},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.24085134267807007},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1969859004020691},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12675970792770386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09964269399642944}],"concepts":[{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.7549876570701599},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6889398694038391},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6214565634727478},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.598172128200531},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.49069488048553467},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4841197431087494},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.4219244122505188},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4082677960395813},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3410906195640564},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.24085134267807007},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1969859004020691},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12675970792770386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09964269399642944},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2010.5537133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.soton.ac.uk:270876","is_oa":false,"landing_page_url":"http://doi.org/10.1109/ISCAS.2010.5537133>).","pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},{"id":"pmh:oai:usiena-air.unisi.it:11365/36870","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/36870","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5707218894","display_name":null,"funder_award_id":"EP/E002064/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W164401218","https://openalex.org/W1979183030","https://openalex.org/W2018058223","https://openalex.org/W2034948999","https://openalex.org/W2101029991","https://openalex.org/W2119068672","https://openalex.org/W2138724413","https://openalex.org/W2141222031","https://openalex.org/W2149304398","https://openalex.org/W3144669234","https://openalex.org/W4229627167","https://openalex.org/W4233806716","https://openalex.org/W4234199071","https://openalex.org/W6606587025","https://openalex.org/W6680721898","https://openalex.org/W6681664036"],"related_works":["https://openalex.org/W4361804730","https://openalex.org/W2142113611","https://openalex.org/W2796521923","https://openalex.org/W2334467465","https://openalex.org/W2018387840","https://openalex.org/W2087870008","https://openalex.org/W2162534555","https://openalex.org/W2752178021","https://openalex.org/W2045629210","https://openalex.org/W2143024819"],"abstract_inverted_index":{"A":[0],"simple":[1,18],"metric":[2,53,99],"is":[3],"presented":[4],"for":[5,76,100],"the":[6,32,52,95,98],"accurate":[7],"prediction":[8],"of":[9,61,71,79,86,97],"path":[10,62,73],"delay":[11,63,74],"variability":[12,24,64,75],"within":[13,31,69],"digital":[14],"circuits":[15],"synthesised":[16,82],"from":[17,83],"CMOS":[19],"logic.":[20],"This":[21,49],"allows":[22],"circuit":[23],"to":[25,67],"be":[26,68],"assessed":[27],"at":[28],"early":[29],"stages":[30],"design":[33],"process":[34],"with":[35],"minimal":[36],"computational":[37],"effort,":[38],"as":[39],"extensive":[40],"Monte":[41],"Carlo":[42],"or":[43],"SSTA":[44],"runs":[45],"are":[46,65],"not":[47],"required.":[48],"paper":[50],"introduces":[51],"and":[54,104],"investigates":[55],"its":[56],"effectiveness.":[57],"The":[58],"final":[59],"predictions":[60],"found":[66],"10%":[70],"measured":[72],"a":[77,87],"series":[78],"test":[80],"paths":[81],"randomised":[84],"models":[85],"130nm":[88],"technology":[89,108],"library.":[90],"Future":[91],"work":[92],"will":[93,105],"investigate":[94],"effectiveness":[96],"complex":[101],"cell":[102],"structures,":[103],"analyse":[106],"further":[107],"nodes.":[109]},"counts_by_year":[{"year":2017,"cited_by_count":2}],"updated_date":"2026-02-09T09:26:11.010843","created_date":"2025-10-10T00:00:00"}