{"id":"https://openalex.org/W2011519849","doi":"https://doi.org/10.1109/iscas.2010.5537124","title":"A multiplierless structure for direct digital IF signal synthesis","display_name":"A multiplierless structure for direct digital IF signal synthesis","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2011519849","doi":"https://doi.org/10.1109/iscas.2010.5537124","mag":"2011519849"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5537124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035464945","display_name":"Ruimin Huang","orcid":"https://orcid.org/0000-0001-9369-0263"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ruimin Huang","raw_affiliation_strings":["Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Freiburg im Breisgau, Germany","Chair of  Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Chair of  Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081263472","display_name":"Niklas Lotze","orcid":"https://orcid.org/0000-0002-8021-1427"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Niklas Lotze","raw_affiliation_strings":["Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Freiburg im Breisgau, Germany","Chair of  Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Chair of  Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009707808","display_name":"Markus M. Becker","orcid":"https://orcid.org/0000-0001-9324-3236"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Becker","raw_affiliation_strings":["Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Freiburg im Breisgau, Germany","Chair of  Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Chair of  Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052080512","display_name":"Yiannos Manoli","orcid":"https://orcid.org/0000-0003-2805-0539"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yiannos Manoli","raw_affiliation_strings":["Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Freiburg im Breisgau, Germany","Chair of  Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Chair of  Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3386,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55711563,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2530","last_page":"2533"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6918717622756958},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6168445348739624},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6104546189308167},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5475120544433594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5382816791534424},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5109390616416931},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48533645272254944},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4830065965652466},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.47570592164993286},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3907666504383087},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3798125386238098},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1505374014377594},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14056649804115295},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.1365746557712555},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.11721518635749817},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.09798803925514221}],"concepts":[{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6918717622756958},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6168445348739624},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6104546189308167},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5475120544433594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5382816791534424},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5109390616416931},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48533645272254944},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4830065965652466},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.47570592164993286},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3907666504383087},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3798125386238098},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1505374014377594},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14056649804115295},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.1365746557712555},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.11721518635749817},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.09798803925514221},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5537124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5537124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2047942249","https://openalex.org/W2078258806","https://openalex.org/W2109256542","https://openalex.org/W2116928281","https://openalex.org/W2151576606","https://openalex.org/W2155595938"],"related_works":["https://openalex.org/W1655266410","https://openalex.org/W2389051085","https://openalex.org/W2330343234","https://openalex.org/W1901012776","https://openalex.org/W1976391040","https://openalex.org/W2157118673","https://openalex.org/W2913428688","https://openalex.org/W3097708393","https://openalex.org/W2016777110","https://openalex.org/W1624221390"],"abstract_inverted_index":{"A":[0,26],"multiplierless":[1],"structure":[2,82],"using":[3],"an":[4,87],"8th":[5],"order":[6,66],"band":[7,98],"pass":[8],"(BP)":[9],"sigma":[10],"delta":[11],"(\u03a3\u25b3)":[12],"modulator":[13],"for":[14,57,96],"synthesizing":[15],"the":[16,41,45,49,52,59,73,77],"intermediate":[17],"frequency":[18],"(IF)":[19],"signal":[20],"is":[21,38],"presented":[22],"in":[23,51,86,92],"this":[24],"paper.":[25],"fractional":[27],"delay":[28],"interpolation":[29],"filter":[30],"combining":[31],"cascaded":[32],"integrator-comb":[33],"(CIC)":[34],"and":[35],"Lagrange":[36],"filters":[37],"used":[39],"before":[40],"\u03a3\u25b3-modulators":[42],"to":[43],"suppress":[44],"image":[46,60,94],"caused":[47],"by":[48],"time-interleaving":[50],"IQ-paths.":[53],"Closed":[54],"form":[55],"formulas":[56],"estimating":[58],"suppression":[61,95],"ratio":[62],"(ISR)":[63],"of":[64,100],"different":[65],"interpolations":[67],"are":[68],"given.":[69],"The":[70,80,89],"results":[71,91],"from":[72],"numeric":[74],"analysis":[75],"match":[76],"estimation":[78],"well.":[79],"proposed":[81],"has":[83],"been":[84],"implemented":[85],"FPGA.":[88],"implementation":[90],"70dB":[93],"a":[97],"width":[99],"1.56MHz":[101],"at":[102],"25MHz":[103],"center":[104],"frequency.":[105]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}