{"id":"https://openalex.org/W1977765477","doi":"https://doi.org/10.1109/iscas.2010.5536998","title":"A temperature compensated array of CMOS floating-gate analog memory","display_name":"A temperature compensated array of CMOS floating-gate analog memory","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W1977765477","doi":"https://doi.org/10.1109/iscas.2010.5536998","mag":"1977765477"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5536998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5536998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045888630","display_name":"Chenling Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenling Huang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Michigan State University, East Lansing, USA","Department of Electrical and Computer Engineering Michigan State University East Lansing U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Michigan State University, East Lansing, USA","institution_ids":["https://openalex.org/I87216513"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Michigan State University East Lansing U.S.A","institution_ids":["https://openalex.org/I87216513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034498144","display_name":"Shantanu Chakrabartty","orcid":"https://orcid.org/0000-0002-1688-6286"},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Chakrabartty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Michigan State University, East Lansing, USA","Department of Electrical and Computer Engineering Michigan State University East Lansing U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Michigan State University, East Lansing, USA","institution_ids":["https://openalex.org/I87216513"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering Michigan State University East Lansing U.S.A","institution_ids":["https://openalex.org/I87216513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I87216513"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6762018203735352},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6282860040664673},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5935112833976746},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5097789168357849},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5058450698852539},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5030781626701355},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.464758038520813},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4390501379966736},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4361986517906189},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4269353747367859},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4132683277130127},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3407992124557495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2729569673538208}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6762018203735352},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6282860040664673},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5935112833976746},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5097789168357849},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5058450698852539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5030781626701355},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.464758038520813},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4390501379966736},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4361986517906189},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4269353747367859},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4132683277130127},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3407992124557495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2729569673538208}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5536998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5536998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1564201208","https://openalex.org/W1793574189","https://openalex.org/W1998240657","https://openalex.org/W2035371449","https://openalex.org/W2097922596","https://openalex.org/W2113844397","https://openalex.org/W2120904917","https://openalex.org/W2144188089","https://openalex.org/W2144325744","https://openalex.org/W2155029651","https://openalex.org/W2158317421","https://openalex.org/W2160509435","https://openalex.org/W3147616483","https://openalex.org/W6677140251","https://openalex.org/W6677974767","https://openalex.org/W6683135304"],"related_works":["https://openalex.org/W1969888373","https://openalex.org/W2903035209","https://openalex.org/W4237246592","https://openalex.org/W2105604473","https://openalex.org/W3152426187","https://openalex.org/W2142132523","https://openalex.org/W2099729013","https://openalex.org/W2071775671","https://openalex.org/W2076121495","https://openalex.org/W2137998465"],"abstract_inverted_index":{"Floating-gate":[0],"transistors":[1,27],"have":[2],"been":[3],"extensively":[4],"used":[5,53],"as":[6],"analog":[7],"memory":[8,69,129],"elements":[9],"in":[10,84,116],"adaptive":[11],"learning":[12],"and":[13,21,56,102],"neural":[14],"systems.":[15],"However,":[16],"conventional":[17],"techniques":[18],"for":[19],"storing":[20],"programming":[22],"sub-threshold":[23],"currents":[24,58],"on":[25,99],"floating-gate":[26,48,73,101],"are":[28],"sensitive":[29],"to":[30,37,54,60,96],"temperature":[31,46],"variations":[32],"thus":[33],"limiting":[34],"their":[35],"applicability":[36],"controlled":[38],"environments.":[39],"In":[40],"this":[41],"paper,":[42],"we":[43],"propose":[44],"a":[45,71,81,88,113,117],"compensated":[47],"array":[49],"which":[50,79,121],"can":[51,104],"be":[52,105],"store":[55],"program":[57],"down":[59],"nanoampere":[61],"level.":[62],"The":[63,108],"core":[64],"of":[65,125],"the":[66,90,97,100,123,126],"proposed":[67,127],"current":[68,76,92,128],"is":[70,93],"dual-channel":[72],"transistor":[74],"based":[75],"reference":[77],"circuit":[78],"uses":[80],"linear":[82],"resistor":[83],"translinear":[85],"loop.":[86],"As":[87],"result":[89],"stored":[91],"linearly":[94],"proportional":[95],"charge":[98],"hence":[103],"precisely":[106],"programmed.":[107],"paper":[109],"presents":[110],"results":[111],"from":[112],"prototype":[114],"fabricated":[115],"0.5-\u03bcm":[118],"CMOS":[119],"process":[120],"validates":[122],"functionality":[124],"cell.":[130]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}