{"id":"https://openalex.org/W2070694218","doi":"https://doi.org/10.1109/iscas.2010.5536963","title":"Performance analysis of 3D-IC for multi-core processors in sub-65nm CMOS technologies","display_name":"Performance analysis of 3D-IC for multi-core processors in sub-65nm CMOS technologies","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2070694218","doi":"https://doi.org/10.1109/iscas.2010.5536963","mag":"2070694218"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5536963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5536963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032850366","display_name":"Kumiko Nomura","orcid":"https://orcid.org/0000-0003-4185-3723"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kumiko Nomura","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Corporate Research and Development Center, Toshiba Corporation, Japan","Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation, Toshiba Semiconductor Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate Research and Development Center, Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation, Toshiba Semiconductor Company","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004388848","display_name":"Keiko Abe","orcid":"https://orcid.org/0000-0001-5844-8199"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiko Abe","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Corporate Research and Development Center, Toshiba Corporation, Japan","Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation, Toshiba Semiconductor Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate Research and Development Center, Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation, Toshiba Semiconductor Company","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111734510","display_name":"Shinobu Fujita","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinobu Fujita","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Corporate Research and Development Center, Toshiba Corporation, Japan","Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation, Toshiba Semiconductor Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate Research and Development Center, Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation, Toshiba Semiconductor Company","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111808401","display_name":"Yasuhiko Kurosawa","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiko Kurosawa","raw_affiliation_strings":["Center of Semiconductor Research and Development, Japan","Center of Semiconductor Research and Development, Toshiba Semiconductor Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Semiconductor Research and Development, Japan","institution_ids":[]},{"raw_affiliation_string":"Center of Semiconductor Research and Development, Toshiba Semiconductor Company","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073055873","display_name":"Kageshima Atsushi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsushi Kageshima","raw_affiliation_strings":["System LSI Division, Toshiba Semiconductor Company Limited, Japan","System LSI Division, Toshiba Semiconductor Company, Toshiba Semiconductor Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Division, Toshiba Semiconductor Company Limited, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"System LSI Division, Toshiba Semiconductor Company, Toshiba Semiconductor Company","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2876","last_page":"2879"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.9417204260826111},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5558051466941833},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5117911696434021},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.503269374370575},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4603358209133148},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.451907753944397},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4499267041683197},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2766176462173462},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2613930106163025},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1092759370803833}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.9417204260826111},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5558051466941833},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5117911696434021},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.503269374370575},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4603358209133148},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.451907753944397},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4499267041683197},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2766176462173462},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2613930106163025},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1092759370803833}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2010.5536963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5536963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1574542534","https://openalex.org/W1988959926","https://openalex.org/W2014189044","https://openalex.org/W2046574526","https://openalex.org/W2096805904","https://openalex.org/W2103398239","https://openalex.org/W2104543858","https://openalex.org/W2144181521","https://openalex.org/W2164994305","https://openalex.org/W4256233769","https://openalex.org/W6634343119","https://openalex.org/W6675480343"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W3093450488","https://openalex.org/W2027159884","https://openalex.org/W2016589506","https://openalex.org/W2501578203","https://openalex.org/W2338273177","https://openalex.org/W2051928579","https://openalex.org/W2470954454"],"abstract_inverted_index":{"Three-dimensional":[0],"integrated":[1],"circuits":[2],"(3D-IC)":[3],"have":[4],"the":[5,27,35,50,64,76,91,113],"potential":[6],"to":[7,88,108,112,118],"reduce":[8],"interconnect":[9],"length":[10],"and":[11,23,125],"improve":[12],"performance":[13,24,68,74],"especially":[14],"in":[15,29,78,93,122],"sub-65nm":[16,30],"CMOS":[17,31,57,84,99,114],"technologies.":[18],"This":[19],"paper":[20],"describes":[21],"design":[22,104],"analysis":[25],"of":[26,38,49,75,90],"3D-IC":[28,51,77,109],"technologies":[32],"based":[33],"on":[34],"accurate":[36],"calculation":[37],"interconnects":[39],"delays":[40],"using":[41],"16-core":[42],"processors":[43],"as":[44,56],"case":[45],"studies.":[46],"Performance":[47],"improvement":[48,69],"vs.":[52],"2D-IC":[53,92,107],"is":[54,61,70,86,110,128],"increased":[55],"scales":[58],"down,":[59],"which":[60],"consistent":[62],"with":[63],"expected":[65],"trend.":[66],"The":[67],"over":[71],"20%.":[72],"Furthermore,":[73],"65":[79],"nm":[80,95],"(or":[81,96],"45":[82,94],"nm)":[83,98],"technology":[85,115],"superior":[87,111],"that":[89,103],"32":[97],"technology.":[100],"It":[101],"indicates":[102],"conversion":[105],"from":[106],"migration":[116],"according":[117],"COMS":[119],"scaling.":[120],"Reduction":[121],"repeater":[123],"buffers":[124],"area":[126],"overhead":[127],"also":[129],"estimated.":[130]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}