{"id":"https://openalex.org/W2103139761","doi":"https://doi.org/10.1109/iscas.2009.5118448","title":"Current-mode multiple-valued dynamic memory","display_name":"Current-mode multiple-valued dynamic memory","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2103139761","doi":"https://doi.org/10.1109/iscas.2009.5118448","mag":"2103139761"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091512309","display_name":"Golnar Khodabndehloo","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Golnar Khodabndehloo","raw_affiliation_strings":["Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Electrical and Computer Engineering, University of Windsor, ON, N9B 3P4, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Windsor, ON, N9B 3P4, USA","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042170452","display_name":"Mitra Mirhassani","orcid":"https://orcid.org/0000-0001-8512-6427"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mitra Mirhassani","raw_affiliation_strings":["Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Electrical and Computer Engineering, University of Windsor, ON, N9B 3P4, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Windsor, ON, N9B 3P4, USA","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Majid Ahmadi","raw_affiliation_strings":["Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Electrical and Computer Engineering, University of Windsor, ON, N9B 3P4, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Windsor, ON, N9B 3P4, USA","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091512309"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":1.7447,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.87277674,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"3058","last_page":"3061"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7996416091918945},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.7756438255310059},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7352510690689087},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7213618755340576},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.64893639087677},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5615158677101135},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5109235644340515},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5027332305908203},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47023504972457886},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.44832414388656616},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.358824223279953},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2148418128490448},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1903260350227356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1678532361984253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16062521934509277},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10268938541412354}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7996416091918945},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.7756438255310059},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7352510690689087},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7213618755340576},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.64893639087677},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5615158677101135},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5109235644340515},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5027332305908203},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47023504972457886},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.44832414388656616},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.358824223279953},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2148418128490448},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1903260350227356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1678532361984253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16062521934509277},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10268938541412354},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.75,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1508935896","https://openalex.org/W1589132285","https://openalex.org/W1645023709","https://openalex.org/W1730322892","https://openalex.org/W1869040355","https://openalex.org/W1983153195","https://openalex.org/W1992622713","https://openalex.org/W1997159982","https://openalex.org/W2041655560","https://openalex.org/W2086594390","https://openalex.org/W2095319495","https://openalex.org/W2096716080","https://openalex.org/W2134438536","https://openalex.org/W2135691525","https://openalex.org/W2150150807","https://openalex.org/W2154176871","https://openalex.org/W2157819700","https://openalex.org/W2162851503","https://openalex.org/W2167182882","https://openalex.org/W2169628219","https://openalex.org/W2169907848","https://openalex.org/W2542643947","https://openalex.org/W4232275112"],"related_works":["https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W3094611732","https://openalex.org/W2533585248","https://openalex.org/W2559795407","https://openalex.org/W2944414554","https://openalex.org/W2000563648","https://openalex.org/W3009022466","https://openalex.org/W2123644672"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,44],"multiple-valued":[4],"DRAM":[5],"is":[6,24],"proposed.":[7],"Error":[8],"correction":[9],"has":[10],"been":[11],"used":[12,59],"to":[13],"increase":[14],"the":[15,19],"noise":[16],"margin":[17],"of":[18,29,63],"system.":[20],"The":[21,38],"refresh":[22],"system":[23],"based":[25,42],"on":[26,43],"series":[27],"configuration":[28],"A/D":[30,39],"and":[31],"D/A":[32],"converters":[33,40],"for":[34],"each":[35],"data":[36],"line.":[37],"are":[41],"modular":[45],"reduction":[46],"operation,":[47],"which":[48],"provides":[49],"an":[50],"area":[51],"efficient":[52],"design.":[53],"This":[54],"memory":[55],"cell":[56],"can":[57],"be":[58],"in":[60],"hardware":[61],"implementation":[62],"multiple":[64],"valued":[65],"neural":[66],"networks.":[67]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}