{"id":"https://openalex.org/W2136910418","doi":"https://doi.org/10.1109/iscas.2009.5118443","title":"Design of a 64-bit low-energy high-performance adder using dynamic feedthrough logic","display_name":"Design of a 64-bit low-energy high-performance adder using dynamic feedthrough logic","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2136910418","doi":"https://doi.org/10.1109/iscas.2009.5118443","mag":"2136910418"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069007377","display_name":"Pierce Chuang","orcid":"https://orcid.org/0000-0001-5850-7048"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Pierce Chuang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432958","display_name":"David Li","orcid":"https://orcid.org/0000-0002-6401-4263"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"David Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, University of Waterloo, Ontario, Canada]","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069007377"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.4954,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.84062023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"1","issue":null,"first_page":"3038","last_page":"3041"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.758720338344574},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7074812650680542},{"id":"https://openalex.org/keywords/feedthrough","display_name":"Feedthrough","score":0.5584427118301392},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5421770811080933},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5074884295463562},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.4985809326171875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46325692534446716},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4582911729812622},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.43010199069976807},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.41488173604011536},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2032633125782013},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1850348711013794},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15448346734046936},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11194318532943726},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08122843503952026}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.758720338344574},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7074812650680542},{"id":"https://openalex.org/C2777303812","wikidata":"https://www.wikidata.org/wiki/Q5441253","display_name":"Feedthrough","level":2,"score":0.5584427118301392},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5421770811080933},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5074884295463562},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.4985809326171875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46325692534446716},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4582911729812622},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.43010199069976807},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.41488173604011536},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2032633125782013},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1850348711013794},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15448346734046936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11194318532943726},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08122843503952026},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118443","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1484000312","https://openalex.org/W1978898709","https://openalex.org/W2007088776","https://openalex.org/W2017306469","https://openalex.org/W2031967364","https://openalex.org/W2053325738","https://openalex.org/W2083124406","https://openalex.org/W2125956283","https://openalex.org/W2133247319","https://openalex.org/W2141971978"],"related_works":["https://openalex.org/W2142702094","https://openalex.org/W2991771859","https://openalex.org/W2337663055","https://openalex.org/W2993752723","https://openalex.org/W4285230816","https://openalex.org/W2155174752","https://openalex.org/W2247957485","https://openalex.org/W2533687389","https://openalex.org/W2127151832","https://openalex.org/W2136656113"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"a":[3,73],"new":[4],"design":[5],"approach":[6],"in":[7,27,33,61],"implementing":[8],"low-energy,":[9],"high-performance":[10],"64-bit":[11,66],"adder":[12,69,110],"using":[13,25],"dynamic":[14],"feedthrough":[15],"logic":[16,29,78,105],"(DFTL)":[17],"is":[18,50,70,98],"introduced":[19],"and":[20,43,84,97],"analyzed.":[21],"Design":[22],"issues":[23],"of":[24,57],"DFTL":[26,63],"several":[28],"depth":[30],"are":[31],"analyzed":[32],"order":[34],"to":[35,53],"achieve":[36],"the":[37,55,62,91,103],"best":[38],"optimal":[39],"balance":[40],"between":[41,76],"performance":[42,96,109],"power":[44,59],"consumption.":[45],"A":[46,65],"ldquotiming":[47],"windowrdquo":[48],"technique":[49],"also":[51],"proposed":[52,92],"reduce":[54],"amount":[56],"excessive":[58],"dissipation":[60],"approach.":[64],"Sklansky":[67],"carry-merge":[68],"used":[71],"as":[72],"benchmark":[74],"comparison":[75],"different":[77],"styles":[79,106],"including":[80],"DFTL,":[81],"CDL,":[82],"dynamic,":[83],"static":[85],"logic.":[86],"Simulation":[87],"results":[88],"reveal":[89],"that":[90],"work":[93],"achieves":[94],"better":[95],"more":[99],"energy":[100],"efficient":[101],"than":[102],"other":[104],"for":[107],"high":[108],"designs.":[111]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":7},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}