{"id":"https://openalex.org/W2099752092","doi":"https://doi.org/10.1109/iscas.2009.5118428","title":"Modeling RTOS Components for instruction cache hit rate estimation","display_name":"Modeling RTOS Components for instruction cache hit rate estimation","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2099752092","doi":"https://doi.org/10.1109/iscas.2009.5118428","mag":"2099752092"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004997665","display_name":"Santanu Kumar Dash","orcid":"https://orcid.org/0000-0002-5674-8531"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Santanu Kumar Dash","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore","School of Computer Engineering, Nanyang Technological Univeristy, Singapore 639798"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological Univeristy, Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070475093","display_name":"Thambipillai Srikanthan","orcid":"https://orcid.org/0000-0003-3664-4345"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Thambipillai Srikanthan","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore","School of Computer Engineering, Nanyang Technological Univeristy, Singapore 639798"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological Univeristy, Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004997665"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.2638,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57138629,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2978","last_page":"2981"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7948578000068665},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7801423072814941},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.5757300853729248},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.525288462638855},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.52137690782547},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.46889418363571167},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4654830992221832},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.45791521668434143},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.42981988191604614},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42092639207839966},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3421670198440552},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33934831619262695},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3247048854827881}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7948578000068665},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7801423072814941},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.5757300853729248},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.525288462638855},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.52137690782547},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.46889418363571167},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4654830992221832},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.45791521668434143},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.42981988191604614},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42092639207839966},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3421670198440552},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33934831619262695},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3247048854827881},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1556631438","https://openalex.org/W1978443597","https://openalex.org/W1995494078","https://openalex.org/W2061758778","https://openalex.org/W2113706863","https://openalex.org/W2128245018","https://openalex.org/W2163623586","https://openalex.org/W2164652872","https://openalex.org/W2554820416"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2546991807","https://openalex.org/W1505654810","https://openalex.org/W2538519144","https://openalex.org/W2734782074","https://openalex.org/W2121191383","https://openalex.org/W2076114130","https://openalex.org/W1671127046","https://openalex.org/W2020176098","https://openalex.org/W2400199209"],"abstract_inverted_index":{"RTOS":[0,39,58,82,125],"components":[1,40,59],"have":[2],"a":[3,19,27,54,112,133],"direct":[4],"impact":[5],"on":[6,69],"the":[7,32,81,87,103,143,147,182],"instruction":[8,33,61,89],"cache":[9,34,62,78,90,116,134,177],"performance":[10],"-":[11],"an":[12],"aspect":[13],"that":[14,137],"has":[15],"been":[16],"reported":[17],"as":[18,121,123,165],"bottleneck":[20],"in":[21,150],"several":[22],"studies.":[23],"Therefore,":[24],"there":[25],"exists":[26],"need":[28],"for":[29,37,44,60,76,80,99,111,180],"insight":[30],"into":[31],"hit":[35,63,73,91,104,129,144,151],"rates":[36,92,130,145,152],"various":[38],"at":[41],"design":[42,46],"time":[43],"efficient":[45],"space":[47],"exploration.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"propose":[53],"technique":[55,160],"to":[56,97,156,167],"model":[57],"rate":[64,74],"estimation.":[65],"Our":[66],"methods":[67],"rely":[68],"rapid":[70],"generation":[71],"of":[72,115],"values":[75],"different":[77],"sizes":[79,117],"components.":[83,126],"We":[84],"then":[85],"fit":[86],"generated":[88,131],"using":[93],"multivariate":[94],"regression":[95],"schemes":[96],"account":[98],"all":[100],"parameters":[101],"influencing":[102],"rate.":[105],"The":[106,158],"estimation":[107],"techniques":[108],"were":[109],"tested":[110],"large":[113],"range":[114],"and":[118],"numerous":[119],"parametric":[120],"well":[122],"non-parametric":[124],"Comparison":[127],"with":[128,146],"by":[132],"simulator":[135],"shows":[136],"these":[138],"models":[139],"can":[140],"accurately":[141],"estimate":[142],"mean":[148],"difference":[149],"ranging":[153],"from":[154],"0.00":[155],"0.05.":[157],"proposed":[159],"also":[161],"offers":[162],"significant":[163],"speed-up":[164],"compared":[166],"other":[168],"modeling":[169],"approaches":[170],"because":[171],"it":[172],"does":[173],"not":[174],"require":[175],"exhaustive":[176],"hierarchy":[178],"simulation":[179],"building":[181],"models.":[183]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}