{"id":"https://openalex.org/W2158740077","doi":"https://doi.org/10.1109/iscas.2009.5118372","title":"Incremental circuit simulation analysis for design modification and verification","display_name":"Incremental circuit simulation analysis for design modification and verification","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2158740077","doi":"https://doi.org/10.1109/iscas.2009.5118372","mag":"2158740077"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113693343","display_name":"Tracey Y. Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tracey Zhou","raw_affiliation_strings":["Texas Instruments, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054960059","display_name":"Dian Zhou","orcid":"https://orcid.org/0000-0002-2648-5232"},"institutions":[{"id":"https://openalex.org/I182980787","display_name":"University of Dallas","ror":"https://ror.org/00v3ak792","country_code":"US","type":"education","lineage":["https://openalex.org/I182980787"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dian Zhou","raw_affiliation_strings":["University of Texas, Dallas, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Dallas, USA","institution_ids":["https://openalex.org/I182980787"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050031513","display_name":"Xuan Zheng","orcid":"https://orcid.org/0000-0002-5173-5918"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zheng","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113693343"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.2638,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60947213,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2753","last_page":"2756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7233340740203857},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.6714564561843872},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6566640734672546},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.6439253687858582},{"id":"https://openalex.org/keywords/discrete-circuit","display_name":"Discrete circuit","score":0.600217878818512},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5587676763534546},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5472053289413452},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.48460468649864197},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.472649484872818},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4693278670310974},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.4547696113586426},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.42583537101745605},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4147745370864868},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3815203905105591},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.26418793201446533},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.14586728811264038},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13398662209510803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12599274516105652},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12383899092674255},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11054545640945435},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09106764197349548}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7233340740203857},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.6714564561843872},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6566640734672546},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.6439253687858582},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.600217878818512},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5587676763534546},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5472053289413452},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.48460468649864197},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.472649484872818},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4693278670310974},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.4547696113586426},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.42583537101745605},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4147745370864868},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3815203905105591},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.26418793201446533},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.14586728811264038},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13398662209510803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12599274516105652},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12383899092674255},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11054545640945435},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09106764197349548},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1510052597","https://openalex.org/W2044259781","https://openalex.org/W2102823837","https://openalex.org/W2118158907","https://openalex.org/W2121156223","https://openalex.org/W2154904851","https://openalex.org/W2165961247","https://openalex.org/W2170513420","https://openalex.org/W4247282788","https://openalex.org/W4250668826"],"related_works":["https://openalex.org/W2517340991","https://openalex.org/W2538915269","https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2366072341","https://openalex.org/W1961251444","https://openalex.org/W4248234938","https://openalex.org/W1995759967","https://openalex.org/W2129446522","https://openalex.org/W3112445088"],"abstract_inverted_index":{"A":[0],"novel":[1],"circuit":[2,6,14,19,34,48],"simulation":[3,15,56,76],"methodology,":[4],"incremental":[5],"SPICE":[7],"analysis,":[8],"is":[9,22,35,41],"presented":[10],"with":[11],"the":[12,30,33,61,64,72,82],"foundational":[13],"algorithm.":[16],"When":[17],"a":[18],"in":[20,32,67],"design":[21,45],"modified":[23],"from":[24,58],"one":[25],"version":[26],"to":[27],"another,":[28],"only":[29],"change":[31],"simulated":[36],"and":[37,51],"analyzed.":[38],"The":[39,69],"approach":[40,74],"well":[42],"applied":[43],"into":[44],"process":[46],"for":[47],"parametric":[49],"modification":[50],"functionality":[52],"verification.":[53],"By":[54],"reusing":[55],"result":[57],"successive":[59],"version,":[60],"algorithm":[62],"reduces":[63],"duplicated":[65],"operations":[66],"simulation.":[68],"examples":[70],"show":[71],"new":[73],"increases":[75],"speed":[77],"about":[78],"10":[79],"times":[80],"over":[81],"traditional":[83],"method.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}