{"id":"https://openalex.org/W2167755006","doi":"https://doi.org/10.1109/iscas.2009.5118322","title":"Subthreshold leakage reduction: A comparative study of SCL and CMOS design","display_name":"Subthreshold leakage reduction: A comparative study of SCL and CMOS design","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2167755006","doi":"https://doi.org/10.1109/iscas.2009.5118322","mag":"2167755006"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/131147","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Armin Tajalli","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052867620"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.8972,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78478336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2553","last_page":"2556"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.952777624130249},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.850965678691864},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8415675759315491},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5744157433509827},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5736560225486755},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.570777177810669},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5631025433540344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.531152606010437},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5048721432685852},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42074650526046753},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40453800559043884},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33721888065338135},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3150838017463684},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.315021276473999},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2089640200138092},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15259334444999695}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.952777624130249},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.850965678691864},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8415675759315491},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5744157433509827},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5736560225486755},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.570777177810669},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5631025433540344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.531152606010437},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5048721432685852},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42074650526046753},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40453800559043884},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33721888065338135},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3150838017463684},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.315021276473999},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2089640200138092},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15259334444999695},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2009.5118322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:131147","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/131147","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:131147","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/131147","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1564201208","https://openalex.org/W1981294195","https://openalex.org/W2099144852","https://openalex.org/W2102913584","https://openalex.org/W2107328640","https://openalex.org/W2133322352","https://openalex.org/W2170335526","https://openalex.org/W2498970880","https://openalex.org/W3142526730","https://openalex.org/W3147616483"],"related_works":["https://openalex.org/W1793154485","https://openalex.org/W2918058197","https://openalex.org/W3006681749","https://openalex.org/W2809889545","https://openalex.org/W1948588291","https://openalex.org/W3023368799","https://openalex.org/W3129152221","https://openalex.org/W2058461810","https://openalex.org/W2159448561","https://openalex.org/W2171305391"],"abstract_inverted_index":{"The":[0,59,90],"large":[1],"subthreshold":[2,123],"leakage":[3,124],"current":[4,46,57,71,80],"of":[5,17,62,85,88,97,113,148],"static":[6,115,151],"CMOS":[7,116,152],"logic":[8,29],"circuits":[9,31],"designed":[10],"in":[11,82,146],"modern":[12],"nanometer-scale":[13],"technologies":[14],"is":[15,40,118],"one":[16],"the":[18,48,68,83,94,110,122,143],"main":[19,144],"barriers":[20],"for":[21,79,105],"implementing":[22],"ultra-low":[23,106,149],"power":[24,60,95,107,111,150],"digital":[25],"systems.":[26,155],"Subthreshold":[27],"source-coupled":[28],"(STSCL)":[30],"are":[32],"based":[33],"on":[34,67,93],"an":[35,129],"NMOS":[36],"differential":[37],"pair":[38],"that":[39,72],"switching":[41],"a":[42],"constant":[43],"tail":[44,69],"bias":[45,70],"between":[47],"two":[49],"output":[50],"branches":[51],"while":[52],"biased":[53],"at":[54],"very":[55,76,103],"low":[56],"levels.":[58],"consumption":[61,96,112],"each":[63,98],"STSCL":[64,154],"gate":[65],"depends":[66],"can":[73],"be":[74,139],"controlled":[75],"well":[77],"even":[78],"levels":[81],"range":[84],"few":[86],"tens":[87],"pico-Amperes.":[89],"precise":[91],"control":[92],"gate,":[99],"makes":[100],"this":[101,127],"topology":[102],"attractive":[104],"applications,":[108],"where":[109],"conventional":[114],"system":[117],"practically":[119],"limited":[120],"by":[121,133],"current.":[125],"In":[126],"work,":[128],"analytical":[130],"approach":[131],"supported":[132],"simulation":[134],"and":[135,153],"measurement":[136],"results":[137],"will":[138],"presented":[140],"to":[141],"study":[142],"issues":[145],"design":[147]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}