{"id":"https://openalex.org/W2140848350","doi":"https://doi.org/10.1109/iscas.2009.5118311","title":"VLSI design of sequential minimal optimization algorithm for SVM learning","display_name":"VLSI design of sequential minimal optimization algorithm for SVM learning","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2140848350","doi":"https://doi.org/10.1109/iscas.2009.5118311","mag":"2140848350"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017800511","display_name":"Ta-Wen Kuan","orcid":"https://orcid.org/0000-0002-0789-3716"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ta-Wen Kuan","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering , National Cheng Kung University, Tainan City, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering , National Cheng Kung University, Tainan City, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088136847","display_name":"Jhing-Fa Wang","orcid":"https://orcid.org/0009-0000-2816-2480"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jhing-Fa Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering , National Cheng Kung University, Tainan City, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering , National Cheng Kung University, Tainan City, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102890141","display_name":"Jia-Ching Wang","orcid":"https://orcid.org/0000-0002-3393-4534"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Ching Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering , National Cheng Kung University, Tainan City, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering , National Cheng Kung University, Tainan City, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027724425","display_name":"Gaung-Hui Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Gaung-Hui Gu","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Electrical Engineering , National Cheng Kung University, Tainan City, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering , National Cheng Kung University, Tainan City, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.657,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73567364,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2509","last_page":"2512"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10057","display_name":"Face and Expression Recognition","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10057","display_name":"Face and Expression Recognition","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7699497938156128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6802236437797546},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.6739019155502319},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6194224953651428},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.593054473400116},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5127895474433899},{"id":"https://openalex.org/keywords/sequential-minimal-optimization","display_name":"Sequential minimal optimization","score":0.4968166649341583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43392735719680786},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40564876794815063},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37530484795570374},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.356642484664917}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7699497938156128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6802236437797546},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.6739019155502319},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6194224953651428},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.593054473400116},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5127895474433899},{"id":"https://openalex.org/C10719679","wikidata":"https://www.wikidata.org/wiki/Q2679145","display_name":"Sequential minimal optimization","level":3,"score":0.4968166649341583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43392735719680786},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40564876794815063},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37530484795570374},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.356642484664917},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1512098439","https://openalex.org/W1560724230","https://openalex.org/W1887914313","https://openalex.org/W2031601132","https://openalex.org/W2107611395","https://openalex.org/W2114269623","https://openalex.org/W2148603752","https://openalex.org/W2787523326","https://openalex.org/W3144619878"],"related_works":["https://openalex.org/W1592900392","https://openalex.org/W2163526212","https://openalex.org/W2036133907","https://openalex.org/W2098218272","https://openalex.org/W2394447189","https://openalex.org/W2539940072","https://openalex.org/W2092829304","https://openalex.org/W2538830880","https://openalex.org/W2090763504","https://openalex.org/W2366786074"],"abstract_inverted_index":{"The":[0,52],"sequential":[1,27],"minimal":[2,28],"optimization":[3],"(SMO)":[4],"algorithm":[5],"has":[6,56],"been":[7,57],"widely":[8],"used":[9],"for":[10,26],"training":[11],"the":[12,22,69],"support":[13],"vector":[14],"machine":[15],"(SVM).":[16],"In":[17],"this":[18],"paper,":[19],"we":[20],"present":[21],"first":[23],"chip":[24,31,55],"design":[25],"optimization.":[29],"This":[30],"is":[32],"implemented":[33],"as":[34],"an":[35,45],"intellectual":[36],"property":[37],"(IP)":[38],"core,":[39],"suitable":[40],"to":[41,59],"be":[42,60],"utilized":[43],"in":[44],"SVM-based":[46],"recognition":[47],"system":[48,66],"on":[49,68],"a":[50,64],"chip.":[51],"proposed":[53],"SMO":[54],"tested":[58],"fully":[61],"functional,":[62],"using":[63],"prototype":[65],"based":[67],"Altera":[70],"DE2":[71],"board":[72],"with":[73],"Cyclone":[74],"II":[75],"2C70":[76],"FPGA":[77],"(field-programmable":[78],"gate":[79],"array).":[80]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}