{"id":"https://openalex.org/W2168187750","doi":"https://doi.org/10.1109/iscas.2009.5118309","title":"An all-digital skew-adaptive clock scheduling algorithm for heterogeneous multiprocessor systems on chips (MPSoCs)","display_name":"An all-digital skew-adaptive clock scheduling algorithm for heterogeneous multiprocessor systems on chips (MPSoCs)","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2168187750","doi":"https://doi.org/10.1109/iscas.2009.5118309","mag":"2168187750"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034599612","display_name":"Syed Rafay Hasan","orcid":"https://orcid.org/0000-0003-0183-8086"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Syed Rafay Hasan","raw_affiliation_strings":["Electrical and Computer Engineering Department, Concordia University, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038356079","display_name":"Bill Pontikakis","orcid":"https://orcid.org/0009-0001-5074-3473"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bill Pontikakis","raw_affiliation_strings":["Department of Electrical Engineering (DG\u0388), \u0388cole Polytechnique de Montr\u00e9al, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering (DG\u0388), \u0388cole Polytechnique de Montr\u00e9al, Montreal, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yvon Savaria","raw_affiliation_strings":["Department of Electrical Engineering (DG\u0388), \u0388cole Polytechnique de Montr\u00e9al, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering (DG\u0388), \u0388cole Polytechnique de Montr\u00e9al, Montreal, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.459348,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2501","last_page":"2504"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8181797862052917},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5429929494857788},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.49988555908203125},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4699948728084564},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.46043911576271057},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.45272400975227356},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4503839313983917},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4395906329154968},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4191761016845703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41799426078796387},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.40372249484062195},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34526070952415466},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1046089231967926},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09993943572044373},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.0939289927482605}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8181797862052917},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5429929494857788},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.49988555908203125},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4699948728084564},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.46043911576271057},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.45272400975227356},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4503839313983917},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4395906329154968},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4191761016845703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41799426078796387},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.40372249484062195},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34526070952415466},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1046089231967926},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09993943572044373},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0939289927482605},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2009.5118309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:19493","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/19493/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320313979","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86"},{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2098228187","https://openalex.org/W2113486165","https://openalex.org/W2116489947","https://openalex.org/W2117421820","https://openalex.org/W2132816157","https://openalex.org/W2135933214","https://openalex.org/W2138839778","https://openalex.org/W2540437384","https://openalex.org/W6676717505","https://openalex.org/W6728716478"],"related_works":["https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W1986121963","https://openalex.org/W2116514610","https://openalex.org/W2069295582","https://openalex.org/W2891365107","https://openalex.org/W4380363361","https://openalex.org/W3201048403","https://openalex.org/W2138768308","https://openalex.org/W2003180247"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"a":[5,35,116],"clock":[6,17,74],"scheduling":[7,58,102,118],"algorithm":[8,33],"that":[9,19,52],"is":[10],"used":[11],"to":[12,43,67,106,115],"mitigate":[13],"the":[14,28,32,45,49,69,73,94,97],"effects":[15],"of":[16,30,96],"skew":[18,46],"can":[20],"arise":[21],"from":[22],"thermal":[23],"run-time":[24],"variations.":[25],"Depending":[26],"on":[27],"amount":[29],"skew,":[31],"selects":[34],"different":[36],"minimum":[37],"delay":[38],"tolerance":[39],"value":[40],"in":[41,65,80,110],"order":[42],"correct":[44],"problems,":[47],"without":[48],"performance":[50],"penalties":[51],"are":[53],"associated":[54],"with":[55],"static":[56,117],"worst-case":[57],"policies.":[59],"The":[60,100],"design":[61],"was":[62,78],"first":[63],"implemented":[64,79,112],"MATLAB":[66],"obtain":[68],"data":[70],"needed":[71],"for":[72],"scheduling.":[75],"Then,":[76],"it":[77],"VHDL":[81],"and":[82],"synthesized":[83],"using":[84],"Xilinx's":[85],"Virtex-II":[86],"Pro":[87],"technology":[88],"library.":[89],"Back":[90],"annotated":[91],"simulations":[92],"prove":[93],"functionality":[95],"proposed":[98],"design.":[99],"adaptive":[101],"scheme":[103],"achieves":[104],"up":[105],"60%":[107],"latency":[108],"reduction,":[109],"our":[111],"example,":[113],"compared":[114],"scheme.":[119]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}