{"id":"https://openalex.org/W2145383726","doi":"https://doi.org/10.1109/iscas.2009.5118263","title":"A Scalable built-in self-test/self-diagnosis architecture for 2D-mesh based chip multiprocessor systems","display_name":"A Scalable built-in self-test/self-diagnosis architecture for 2D-mesh based chip multiprocessor systems","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2145383726","doi":"https://doi.org/10.1109/iscas.2009.5118263","mag":"2145383726"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103056563","display_name":"Shu-Yen Lin","orcid":"https://orcid.org/0000-0002-0537-9369"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yen Lin","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108506568","display_name":"Chan-Cheng Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chan-Cheng Hsu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109465340","display_name":"An-Yeu Wu","orcid":"https://orcid.org/0000-0003-4731-8633"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"An-Yeu Wu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8144,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.87042085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2317","last_page":"2320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7530760169029236},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6826807260513306},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6377198100090027},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6093243956565857},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5620638132095337},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5512580871582031},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47073256969451904},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4322457015514374},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42718854546546936},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4236508309841156},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1536083221435547},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08431318402290344}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7530760169029236},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6826807260513306},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6377198100090027},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6093243956565857},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5620638132095337},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5512580871582031},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47073256969451904},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4322457015514374},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42718854546546936},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4236508309841156},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1536083221435547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08431318402290344},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.47999998927116394,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1569685617","https://openalex.org/W2124268206","https://openalex.org/W2128436801","https://openalex.org/W2128728233","https://openalex.org/W2144546432","https://openalex.org/W2152712403","https://openalex.org/W2158388407","https://openalex.org/W2161755212","https://openalex.org/W2166837505","https://openalex.org/W2167667533","https://openalex.org/W3151929897","https://openalex.org/W4250008950","https://openalex.org/W6633897820"],"related_works":["https://openalex.org/W51919102","https://openalex.org/W2502691491","https://openalex.org/W1527836777","https://openalex.org/W2115579119","https://openalex.org/W2108140302","https://openalex.org/W2017236304","https://openalex.org/W2120080222","https://openalex.org/W3142211975","https://openalex.org/W2099176192","https://openalex.org/W2000140246"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"proposed":[4],"a":[5],"scalable":[6],"built-in":[7],"self-test/self-diagnosis":[8],"architecture,":[9],"surrounding":[10],"test":[11,44],"ring":[12],"(STR),":[13],"to":[14],"detect":[15],"and":[16,20,36,38,50],"locate":[17],"faulty":[18,21],"FIFOs":[19,35],"MUXs":[22,37],"for":[23],"2D-mesh":[24],"based":[25],"CMP":[26],"systems.":[27],"Proposed":[28],"STR":[29],"supports":[30],"97.79%":[31],"fault":[32],"coverage":[33],"in":[34,46],"tests":[39],"with":[40],"388":[41],"~":[42],"2886":[43],"cycles":[45],"different":[47],"testing":[48],"methods":[49],"mesh":[51],"sizes.":[52]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}