{"id":"https://openalex.org/W2101047936","doi":"https://doi.org/10.1109/iscas.2009.5118241","title":"Speed-up of RISC processor computation using ADAPTO","display_name":"Speed-up of RISC processor computation using ADAPTO","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2101047936","doi":"https://doi.org/10.1109/iscas.2009.5118241","mag":"2101047936"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2108/24108","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G.C. Cardarilli","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063300969","display_name":"Luca Di Nunzio","orcid":"https://orcid.org/0000-0002-4312-7939"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Di Nunzio","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Eng., University of Rome Tor Vergata, Via del Politecnico1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.38393559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2229","last_page":"2232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8140126466751099},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7311180233955383},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.723991870880127},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6274504065513611},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.570751965045929},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5567500591278076},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5199069380760193},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.5143343210220337},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.47363653779029846},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44842439889907837},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4403301179409027},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4341178238391876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3930220901966095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3877512216567993},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3464050590991974},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.17097830772399902},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1399480700492859}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8140126466751099},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7311180233955383},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.723991870880127},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6274504065513611},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.570751965045929},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5567500591278076},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5199069380760193},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5143343210220337},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.47363653779029846},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44842439889907837},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4403301179409027},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4341178238391876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3930220901966095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3877512216567993},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3464050590991974},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.17097830772399902},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1399480700492859},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2009.5118241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/24108","is_oa":true,"landing_page_url":"http://hdl.handle.net/2108/24108","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:art.torvergata.it:2108/24108","is_oa":true,"landing_page_url":"http://hdl.handle.net/2108/24108","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5400000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2025285350","https://openalex.org/W2098129944","https://openalex.org/W2117285153","https://openalex.org/W2148911285","https://openalex.org/W2149307572","https://openalex.org/W4252466729"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2496196108","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4382053335"],"abstract_inverted_index":{"In":[0,128],"previous":[1],"works":[2],"([1],":[3],"[2]":[4],"and":[5,60,74,108],"[3])":[6],"the":[7,32,44,47,53,57,61,69,88,112,122,136,143],"authors":[8],"presented":[9,86],"ADAPTO":[10,36,67,134],"(Adder-based":[11],"Dynamic":[12],"Architecture":[13],"for":[14],"Processing":[15],"Tailored":[16],"Operators),":[17],"a":[18,38,115,125,139],"Reconfigurable":[19],"Functional":[20],"Unit":[21],"(RFU)":[22],"that":[23],"accelerates":[24],"computations":[25],"on":[26,94],"data":[27],"of":[28,46,66,98,114,118,124,138,145],"shorter":[29],"size":[30,149],"than":[31,120],"native":[33],"processor":[34,141],"wordlength.":[35],"is":[37,68,92],"reconfigurable":[39,58],"array":[40],"inserted":[41],"directly":[42],"in":[43,49,77,87,121,142],"data-path":[45],"microprocessor":[48],"order":[50],"to":[51,71,105],"reduce":[52],"communication":[54],"overhead":[55],"between":[56],"unit":[59],"microprocessor.":[62],"An":[63],"important":[64],"feature":[65],"capacity":[70],"reconfigure":[72],"itself":[73],"execute":[75],"operations":[76,110],"one":[78],"clock":[79],"cycle.":[80],"ADAPTO,":[81],"differently":[82],"from":[83],"other":[84],"architectures":[85],"literature":[89],"([6]":[90],"[7])":[91],"based":[93],"Full-Adders":[95],"(FA)":[96],"instead":[97],"LUTs.":[99],"The":[100],"FA":[101],"can":[102],"be":[103],"configured":[104],"perform":[106],"logical":[107],"arithmetical":[109],"with":[111],"advantage":[113],"less":[116],"number":[117],"transistors":[119],"case":[123],"LUT":[126],"approach.":[127],"this":[129],"paper":[130],"we":[131],"show":[132],"how":[133],"increases":[135],"performance":[137],"RISC":[140],"executions":[144],"algorithm":[146],"processing":[147],"short":[148],"data.":[150]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}