{"id":"https://openalex.org/W2128812806","doi":"https://doi.org/10.1109/iscas.2009.5118184","title":"Arithmetic/logic blocks for fine-grained reconfigurable units","display_name":"Arithmetic/logic blocks for fine-grained reconfigurable units","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2128812806","doi":"https://doi.org/10.1109/iscas.2009.5118184","mag":"2128812806"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2108/25967","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gian Carlo Cardarilli","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Italy, 00133"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Italy, 00133","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063300969","display_name":"Luca Di Nunzio","orcid":"https://orcid.org/0000-0002-4312-7939"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Di Nunzio","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Italy, 00133"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Italy, 00133","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Re","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Italy, 00133"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Italy, 00133","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":1.9417,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85388523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2001","last_page":"2004"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7122204303741455},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6716676354408264},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6510119438171387},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.6084111928939819},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5895287394523621},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5742014646530151},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.47661104798316956},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.47321099042892456},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4483024477958679},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.44406700134277344},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42153578996658325},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4106703996658325},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4062987267971039},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40532436966896057},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.324766606092453},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17672821879386902},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11051219701766968}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7122204303741455},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6716676354408264},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6510119438171387},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.6084111928939819},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5895287394523621},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5742014646530151},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.47661104798316956},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.47321099042892456},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4483024477958679},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.44406700134277344},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42153578996658325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4106703996658325},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4062987267971039},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40532436966896057},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.324766606092453},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17672821879386902},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11051219701766968},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2009.5118184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/25967","is_oa":true,"landing_page_url":"http://hdl.handle.net/2108/25967","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:art.torvergata.it:2108/25967","is_oa":true,"landing_page_url":"http://hdl.handle.net/2108/25967","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1747765598","https://openalex.org/W1891709150","https://openalex.org/W1992393251","https://openalex.org/W2125078755","https://openalex.org/W2148911285","https://openalex.org/W2159126185","https://openalex.org/W2164939754","https://openalex.org/W6682223283"],"related_works":["https://openalex.org/W2797902698","https://openalex.org/W2596474508","https://openalex.org/W2363539709","https://openalex.org/W1516141068","https://openalex.org/W2585218747","https://openalex.org/W3215589575","https://openalex.org/W2787228821","https://openalex.org/W2888097634","https://openalex.org/W1996200942","https://openalex.org/W2908265705"],"abstract_inverted_index":{"Processing":[0],"performance":[1],"of":[2,25,59,78,104,109,129,150,152],"algorithms":[3],"implemented":[4],"on":[5,56,107,164],"conventional":[6,68,161],"processors":[7],"or":[8,70],"DSP":[9],"can":[10],"degrade":[11],"when":[12],"bit":[13,80,130],"level":[14,39,81],"operations":[15,82],"are":[16,35],"involved.":[17],"This":[18,98],"degradation":[19],"is":[20,54,91,133,145],"related":[21],"to":[22,66,74,159],"the":[23,32,57,67,75,79,102,113,127,142],"characteristics":[24],"logic":[26,61],"and":[27,62,135],"arithmetic":[28,63],"operators":[29],"present":[30],"inside":[31],"processors,":[33],"that":[34,83,141],"optimized":[36],"for":[37,46,95,126],"word":[38],"operations.":[40],"Different":[41],"methods":[42],"have":[43],"been":[44],"proposed":[45,143],"overcoming":[47],"this":[48,96,119],"problem.":[49],"A":[50],"very":[51,93,146],"interesting":[52],"method":[53],"based":[55,106,115,163],"introduction":[58,103],"specific":[60],"units,":[64],"jointly":[65],"integer":[69],"floating-point":[71],"units.":[72],"Due":[73],"great":[76],"variability":[77],"must":[84],"be":[85],"performed,":[86],"a":[87,160],"fixed":[88],"structure":[89],"unit":[90],"not":[92],"suitable":[94],"application.":[97],"fact":[99],"has":[100],"suggested":[101],"units":[105],"arrays":[108],"reconfigurable":[110,123],"cells,":[111],"as":[112],"RAM":[114],"Look-up":[116,165],"Tables.":[117],"In":[118],"paper":[120],"an":[121],"alternative":[122],"cell,":[124],"specialized":[125],"realization":[128],"manipulating":[131],"unit,":[132],"described":[134],"evaluated.":[136],"The":[137],"comparison":[138],"results":[139],"show":[140],"solution":[144],"efficient":[147],"in":[148],"terms":[149],"number":[151],"transistors":[153],"(or":[154],"silicon":[155],"area)":[156],"if":[157],"compared":[158],"approach":[162],"Table.":[166]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}