{"id":"https://openalex.org/W2149636653","doi":"https://doi.org/10.1109/iscas.2009.5118139","title":"10GBase-LX4 limiting amplifier in 0.18 µm CMOS digital process with tunable shunt-peaking","display_name":"10GBase-LX4 limiting amplifier in 0.18 µm CMOS digital process with tunable shunt-peaking","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2149636653","doi":"https://doi.org/10.1109/iscas.2009.5118139","mag":"2149636653"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048608706","display_name":"Jos\u00e9 Pozo","orcid":"https://orcid.org/0000-0001-6531-5810"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J.M. Garcia del Pozo","raw_affiliation_strings":["Group of Electronic Design (GDE)-Arag\u00f3n Institute of Engineering Research (I3A), University of Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE)-Arag\u00f3n Institute of Engineering Research (I3A), University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075718351","display_name":"S. Celma","orcid":"https://orcid.org/0000-0003-0182-7723"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Celma","raw_affiliation_strings":["Group of Electronic Design (GDE)-Arag\u00f3n Institute of Engineering Research (I3A), University of Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE)-Arag\u00f3n Institute of Engineering Research (I3A), University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027161966","display_name":"A. Ot\u00edn","orcid":"https://orcid.org/0000-0003-1403-1505"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Otin","raw_affiliation_strings":["Group of Electronic Design (GDE)-Arag\u00f3n Institute of Engineering Research (I3A), University of Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE)-Arag\u00f3n Institute of Engineering Research (I3A), University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026732812","display_name":"Francisco Aznar","orcid":"https://orcid.org/0000-0003-3629-0540"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Aznar","raw_affiliation_strings":["Group of Electronic Design (GDE)-Arag\u00f3n Institute of Engineering Research (I3A), University of Zaragoza, Zaragoza, Spain"],"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE)-Arag\u00f3n Institute of Engineering Research (I3A), University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048608706"],"corresponding_institution_ids":["https://openalex.org/I255234318"],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65307968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"1851","last_page":"1854"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10767","display_name":"Advanced Photonic Communication Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6634502410888672},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5800565481185913},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5292344093322754},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.525221586227417},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5002350807189941},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4223424792289734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42128416895866394},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32521891593933105}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6634502410888672},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5800565481185913},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5292344093322754},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.525221586227417},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5002350807189941},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4223424792289734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42128416895866394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32521891593933105},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1485498823","https://openalex.org/W1518533735","https://openalex.org/W1522799052","https://openalex.org/W1770973595","https://openalex.org/W1777273239","https://openalex.org/W2107485032","https://openalex.org/W2127568151","https://openalex.org/W2142168410","https://openalex.org/W2147542591","https://openalex.org/W2545779401","https://openalex.org/W6631137712"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W4243145179","https://openalex.org/W2109445684","https://openalex.org/W2053214877","https://openalex.org/W2081082331","https://openalex.org/W2135814299"],"abstract_inverted_index":{"This":[0,54],"work":[1],"introduces":[2],"a":[3,9,35,57,64],"monolithic":[4],"10GBase-LX4":[5],"limiting":[6],"amplifier":[7],"in":[8,39],"low-cost":[10],"0.18":[11],"\u00b5m":[12],"CMOS":[13],"digital":[14],"process":[15],"intended":[16],"for":[17],"optical":[18],"fiber":[19],"communications.":[20],"The":[21,31],"proposed":[22],"configuration":[23],"includes":[24],"two":[25],"inductorless":[26],"frequency":[27,62,69],"compensated":[28],"voltage":[29],"amplifiers.":[30],"topology":[32],"also":[33],"incorporates":[34],"conventional":[36],"RC":[37],"network":[38],"order":[40],"to":[41,45],"avoid":[42],"drifts":[43],"due":[44],"matching":[46],"and":[47,51,63],"temperature":[48],"between":[49],"\u221220":[50],"80":[52],"\u00b0C.":[53],"circuit":[55],"presents":[56],"200":[58],"kHz":[59],"lower":[60],"cut-off":[61,68],"3.5":[65],"GHz":[66],"higher":[67],"with":[70],"32":[71],"dB":[72],"gain.":[73]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}