{"id":"https://openalex.org/W2101656425","doi":"https://doi.org/10.1109/iscas.2009.5118109","title":"Representation of 3D-LSI floorplan based on stacked-rectangular-dissection","display_name":"Representation of 3D-LSI floorplan based on stacked-rectangular-dissection","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2101656425","doi":"https://doi.org/10.1109/iscas.2009.5118109","mag":"2101656425"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102434484","display_name":"Hidenori Ohta","orcid":null},"institutions":[{"id":"https://openalex.org/I127317711","display_name":"Tokyo University of Agriculture","ror":"https://ror.org/05crbcr45","country_code":"JP","type":"education","lineage":["https://openalex.org/I127317711"]},{"id":"https://openalex.org/I92614990","display_name":"Tokyo University of Agriculture and Technology","ror":"https://ror.org/00qg0kr10","country_code":"JP","type":"education","lineage":["https://openalex.org/I92614990"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidenori Ohta","raw_affiliation_strings":["Department of Electrical and Information Engineering, Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Tokyo, Japan","Department of Electrical and Information Engineering, Tokyo University of Agriculture and Technology, 184-8588, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Engineering, Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I127317711"]},{"raw_affiliation_string":"Department of Electrical and Information Engineering, Tokyo University of Agriculture and Technology, 184-8588, JAPAN","institution_ids":["https://openalex.org/I92614990"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056617412","display_name":"Kunihiro Fujiyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I127317711","display_name":"Tokyo University of Agriculture","ror":"https://ror.org/05crbcr45","country_code":"JP","type":"education","lineage":["https://openalex.org/I127317711"]},{"id":"https://openalex.org/I92614990","display_name":"Tokyo University of Agriculture and Technology","ror":"https://ror.org/00qg0kr10","country_code":"JP","type":"education","lineage":["https://openalex.org/I92614990"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Fujiyoshi","raw_affiliation_strings":["Department of Electrical and Information Engineering, Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Tokyo, Japan","Department of Electrical and Information Engineering, Tokyo University of Agriculture and Technology, 184-8588, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Engineering, Tokyo University of Agriculture\uc2a0and\uc2a0Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I127317711"]},{"raw_affiliation_string":"Department of Electrical and Information Engineering, Tokyo University of Agriculture and Technology, 184-8588, JAPAN","institution_ids":["https://openalex.org/I92614990"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6103,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72345055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"1731","last_page":"1734"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.994340181350708},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7116049528121948},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5699968934059143},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5675038695335388},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5655133724212646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5280643105506897},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4251026511192322},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3282082676887512},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23101413249969482},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21480029821395874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15447387099266052},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13810041546821594},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05529499053955078}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.994340181350708},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7116049528121948},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5699968934059143},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5675038695335388},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5655133724212646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5280643105506897},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4251026511192322},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3282082676887512},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23101413249969482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21480029821395874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15447387099266052},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13810041546821594},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05529499053955078},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.7799999713897705,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W2111726170","https://openalex.org/W2127012874"],"related_works":["https://openalex.org/W2133901311","https://openalex.org/W2136768364","https://openalex.org/W2087871358","https://openalex.org/W4386643835","https://openalex.org/W2120361800","https://openalex.org/W4256007160","https://openalex.org/W4205135025","https://openalex.org/W2094042791","https://openalex.org/W3153286430","https://openalex.org/W1535529518"],"abstract_inverted_index":{"Recently,":[0],"3D-LSIs":[1,37],"which":[2,49],"consist":[3],"of":[4,19,22,27,35,51,58,67,74],"several":[5,52],"silicon":[6],"layers":[7],"have":[8,12],"been":[9],"developed":[10],"and":[11,24],"attracted":[13],"attention.":[14],"3D-LSI":[15,68],"has":[16],"an":[17],"advantage":[18],"the":[20,25,36],"length":[21],"wires":[23],"number":[26],"components":[28],"per":[29],"chip.":[30],"However,":[31],"a":[32,47,56,64,72,75],"layout":[33],"design":[34],"will":[38],"be":[39],"much":[40],"complex.":[41],"In":[42],"this":[43],"paper,":[44],"we":[45],"propose":[46],"stacked-rectangular-dissection,":[48],"consists":[50],"rectangular":[53],"dissections,":[54],"as":[55],"floorplan":[57,66],"3D-LSI.":[59],"And":[60],"to":[61],"search":[62],"for":[63],"good":[65],"with":[69],"simulated":[70],"annealing,":[71],"representation":[73],"stacked-rectangular-dissection":[76],"is":[77],"presented.":[78]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}