{"id":"https://openalex.org/W2146868983","doi":"https://doi.org/10.1109/iscas.2009.5118000","title":"Throughput maximization for wave-pipelined interconnects using cascaded buffers and transistor sizing","display_name":"Throughput maximization for wave-pipelined interconnects using cascaded buffers and transistor sizing","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2146868983","doi":"https://doi.org/10.1109/iscas.2009.5118000","mag":"2146868983"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5118000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Li Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Li Wang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering, Imperial College, London, Uk"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, Uk","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Terrence Mak","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering, Imperial College, London, Uk"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, Uk","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048050040","display_name":"Pete Sedcole","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Pete Sedcole","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering, Imperial College, London, Uk"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, Uk","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y.K. Cheung","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering, Imperial College, London, Uk"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, Uk","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16191505,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1293","last_page":"1296"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7938088178634644},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6624414920806885},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6526975035667419},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6261223554611206},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5993495583534241},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5362154245376587},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5226601958274841},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4708161950111389},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4218651056289673},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4160114526748657},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23459890484809875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14133000373840332},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09030884504318237}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7938088178634644},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6624414920806885},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6526975035667419},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6261223554611206},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5993495583534241},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5362154245376587},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5226601958274841},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4708161950111389},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4218651056289673},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4160114526748657},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23459890484809875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14133000373840332},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09030884504318237},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5118000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5118000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1512910065","https://openalex.org/W2108368155","https://openalex.org/W2132343426","https://openalex.org/W2141841284","https://openalex.org/W2171825402","https://openalex.org/W6679667159"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2765822612"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"new":[4,32],"design":[5],"methodologies":[6],"for":[7],"throughput-centric":[8],"wave-pipelined":[9],"interconnects:":[10],"cascaded":[11,50],"buffers":[12,51],"insertion":[13,52],"and":[14,53],"transistor":[15],"sizing.":[16],"Experimental":[17],"results":[18],"show":[19],"that":[20],"up":[21,60],"to":[22,61,70],"185%":[23],"throughput":[24],"improvement":[25],"can":[26,66],"be":[27,67],"achieved":[28],"by":[29],"applying":[30],"the":[31,47,71],"proposed":[33],"approaches":[34],"compared":[35,69],"with":[36,46],"conventional":[37,72],"interconnect":[38],"optimization":[39],"techniques,":[40],"such":[41],"as":[42],"buffer":[43],"insertion.":[44],"Moreover,":[45],"combination":[48],"of":[49],"adequate":[54],"techniques":[55],"in":[56],"supply":[57],"voltage":[58],"scaling,":[59],"60%":[62],"dynamic":[63],"power":[64],"reduction":[65],"gained":[68],"design.":[73]},"counts_by_year":[],"updated_date":"2026-04-23T09:07:50.710637","created_date":"2025-10-10T00:00:00"}