{"id":"https://openalex.org/W2158066851","doi":"https://doi.org/10.1109/iscas.2009.5117963","title":"Time-multiplexed data flow graph for the design of configurable multiplier block","display_name":"Time-multiplexed data flow graph for the design of configurable multiplier block","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2158066851","doi":"https://doi.org/10.1109/iscas.2009.5117963","mag":"2158066851"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100400993","display_name":"Jiajia Chen","orcid":"https://orcid.org/0000-0001-9754-6509"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Jiajia Chen","raw_affiliation_strings":["Centre of High Performance Embedded Systems, and Center of Integrated Circuits and Systems, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre of High Performance Embedded Systems, and Center of Integrated Circuits and Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029335324","display_name":"Chip-Hong Chang","orcid":"https://orcid.org/0000-0002-8897-6176"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chip-Hong Chang","raw_affiliation_strings":["Centre of High Performance Embedded Systems, and Center of Integrated Circuits and Systems, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre of High Performance Embedded Systems, and Center of Integrated Circuits and Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018516888","display_name":"Ching Chuen Jong","orcid":"https://orcid.org/0000-0003-1178-9062"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ching-Chuen Jong","raw_affiliation_strings":["Centre of High Performance Embedded Systems, and Center of Integrated Circuits and Systems, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre of High Performance Embedded Systems, and Center of Integrated Circuits and Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100400993"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.5276,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69689196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"138","issue":null,"first_page":"1145","last_page":"1148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6915115714073181},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5601316690444946},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5533822774887085},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5260562896728516},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5254446864128113},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.501964807510376},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.48361697793006897},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46444371342658997},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4559079706668854},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.43913984298706055},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.42823249101638794},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.40065568685531616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38141509890556335},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2988263666629791},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2864900231361389},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2502104640007019},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.162396639585495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1507880687713623},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09533461928367615}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6915115714073181},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5601316690444946},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5533822774887085},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5260562896728516},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5254446864128113},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.501964807510376},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.48361697793006897},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46444371342658997},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4559079706668854},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.43913984298706055},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42823249101638794},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.40065568685531616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38141509890556335},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2988263666629791},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2864900231361389},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2502104640007019},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.162396639585495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1507880687713623},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09533461928367615},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5117963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1547382623","https://openalex.org/W2096479326","https://openalex.org/W2099061921","https://openalex.org/W2103244632","https://openalex.org/W2119529071","https://openalex.org/W2120173944","https://openalex.org/W2140203004","https://openalex.org/W2154656381","https://openalex.org/W2162144289","https://openalex.org/W2169484940"],"related_works":["https://openalex.org/W2151163382","https://openalex.org/W4256382613","https://openalex.org/W59945861","https://openalex.org/W1484884871","https://openalex.org/W1551967076","https://openalex.org/W1549956274","https://openalex.org/W2084443973","https://openalex.org/W94523631","https://openalex.org/W2052160877","https://openalex.org/W1528221867"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,23],"new":[4],"design":[5,97,118,142],"methodology":[6],"to":[7,36,72,78,101],"reduce":[8,31],"the":[9,32,40,42,54,62,74,83,87,103,106,111,115,126,136],"logic":[10,112],"complexity":[11,113],"of":[12,34,76,105,114,125,135],"reconfigurable":[13],"multiplier":[14],"block":[15],"(ReMB).":[16],"The":[17],"minimization":[18],"problem":[19],"is":[20,69,119],"modeled":[21],"as":[22],"scheduled":[24,38],"time-multiplexed":[25],"data":[26],"flow":[27],"graph":[28],"(TDFG).":[29],"To":[30],"number":[33],"operators":[35,77,85,92],"be":[37,94],"in":[39,61,86],"DFG,":[41],"most":[43,139],"dominant":[44],"common":[45],"subexpressions":[46],"are":[47,58,99],"greedily":[48],"identified":[49],"and":[50,130,138],"eliminated":[51],"based":[52],"on":[53],"subexpressions'":[55],"frequencies":[56],"which":[57],"updated":[59],"dynamically":[60],"optimization":[63],"process.":[64],"High":[65],"level":[66],"synthesis":[67],"algorithm":[68],"then":[70],"employed":[71],"perform":[73],"scheduling":[75],"control":[79,89],"steps.":[80],"By":[81],"binding":[82],"compatible":[84],"same":[88],"steps,":[90],"more":[91],"can":[93],"saved.":[95],"Two":[96],"examples":[98],"used":[100],"demonstrate":[102],"effectiveness":[104],"proposed":[107,116],"algorithm.":[108],"On":[109],"average,":[110],"ReMB":[117,128,141],"about":[120],"19%":[121],"lower":[122,132],"than":[123,133],"that":[124,134],"classical":[127],"methods,":[129],"7%":[131],"latest":[137],"competitive":[140],"methodology.":[143]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}