{"id":"https://openalex.org/W2157160989","doi":"https://doi.org/10.1109/iscas.2009.5117962","title":"A pipelined simulation approach for logic emulation using multi-FPGA platforms","display_name":"A pipelined simulation approach for logic emulation using multi-FPGA platforms","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2157160989","doi":"https://doi.org/10.1109/iscas.2009.5117962","mag":"2157160989"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117962","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072557612","display_name":"Dinesh Baviskar","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dinesh Baviskar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011009172","display_name":"Sachin Patkar","orcid":"https://orcid.org/0009-0003-6053-6886"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sachin Patkar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":null,"first_page":"1141","last_page":"1144"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8894791603088379},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8180776834487915},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7422839999198914},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6532349586486816},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6248476505279541},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5899627804756165},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5754959583282471},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5558809638023376},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5410304069519043},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.47515106201171875},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42844194173812866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41438359022140503},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33776646852493286},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12026715278625488},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07544010877609253}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8894791603088379},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8180776834487915},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7422839999198914},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6532349586486816},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6248476505279541},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5899627804756165},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5754959583282471},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5558809638023376},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5410304069519043},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47515106201171875},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42844194173812866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41438359022140503},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33776646852493286},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12026715278625488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07544010877609253},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2009.5117962","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:dsapce.library.iitb.ac.in:100/2459","is_oa":false,"landing_page_url":"http://dspace.library.iitb.ac.in/xmlui/handle/10054/15794","pdf_url":null,"source":{"id":"https://openalex.org/S4306400899","display_name":"DSpace (IIT Bombay)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162827531","host_organization_name":"Indian Institute of Technology Bombay","host_organization_lineage":["https://openalex.org/I162827531"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Circuits and Systems (ISCAS 2009),Taipei, TAIWAN,MAY 24-27, 2009","raw_type":"Proceedings Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1707430307","https://openalex.org/W2100304552","https://openalex.org/W2100444548","https://openalex.org/W2121066557","https://openalex.org/W2127138847","https://openalex.org/W2142688244","https://openalex.org/W2148658001","https://openalex.org/W2907007252","https://openalex.org/W6675201701"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2106791114","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016"],"abstract_inverted_index":{"Emulation":[0],"of":[1,33,51,90,107,119],"a":[2,6,81,100,117,124],"large":[3],"system":[4,14,58,70,98],"on":[5,112],"multi-FPGA":[7,91],"platform":[8],"not":[9],"only":[10],"involves":[11,27],"partitioning":[12],"the":[13,49,95,105,108,129],"into":[15,99],"multiple":[16],"modules":[17],"subject":[18],"to":[19,48,55,121],"given":[20],"capacity":[21],"and":[22,35,103],"resource":[23],"constraints,":[24],"but":[25],"also":[26],"achieving":[28],"higher":[29],"throughput,":[30],"lower":[31,74],"cost":[32,86],"emulation":[34],"less":[36],"communication":[37],"overhead.":[38],"Many":[39],"good":[40],"scheduling":[41,63],"algorithms":[42],"have":[43,115],"been":[44],"reported,":[45],"however":[46],"due":[47],"lack":[50],"pipelining":[52],"they":[53],"fail":[54],"achieve":[56],"high":[57,69,83],"throughput.":[59],"An":[60],"intelligent":[61],"hardware":[62,126],"approach":[64,87],"is":[65],"essential":[66],"for":[67,88],"obtaining":[68],"throughput":[71,106],"with":[72,123],"possibly":[73],"overheads.":[75],"In":[76],"this":[77],"paper,":[78],"we":[79],"propose":[80],"scalable,":[82],"performance,":[84],"low":[85],"simulation":[89,131],"systems.":[92],"We":[93],"convert":[94],"unbalanced":[96],"partitioned":[97],"balanced":[101],"pipeline":[102],"maximize":[104],"system.":[109],"Our":[110],"experiments":[111],"reference":[113],"designs":[114],"shown":[116],"speed-up":[118],"up":[120],"8.57times":[122],"10%":[125],"overhead":[127],"over":[128],"conventional":[130],"approaches.":[132]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}