{"id":"https://openalex.org/W2059709103","doi":"https://doi.org/10.1109/iscas.2009.5117926","title":"A low-cost high-speed source-synchronous interconnection technique for GALS chip multiprocessors","display_name":"A low-cost high-speed source-synchronous interconnection technique for GALS chip multiprocessors","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2059709103","doi":"https://doi.org/10.1109/iscas.2009.5117926","mag":"2059709103"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060594077","display_name":"Anh Tran","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anh T. Tran","raw_affiliation_strings":["University of California, Davis, USA","University of California Davis, USA,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"University of California Davis, USA,","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111922010","display_name":"Dean N. Truong","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dean N. Truong","raw_affiliation_strings":["University of California, Davis, USA","University of California Davis, USA,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"University of California Davis, USA,","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058921665","display_name":"Bevan Baas","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bevan M. Baas","raw_affiliation_strings":["University of California, Davis, USA","University of California Davis, USA,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"University of California Davis, USA,","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5402,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89805931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"996","last_page":"999"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7549638748168945},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7394798994064331},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6159353256225586},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.593712568283081},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5649248957633972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5088701248168945},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4958897531032562},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.49386197328567505},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.480841726064682},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4537026584148407},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4455476701259613},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.440313458442688},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4286061227321625},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41133370995521545},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3719877600669861},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3034529685974121},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23381176590919495},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11192071437835693},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08480292558670044}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7549638748168945},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7394798994064331},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6159353256225586},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.593712568283081},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5649248957633972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5088701248168945},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4958897531032562},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.49386197328567505},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.480841726064682},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4537026584148407},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4455476701259613},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.440313458442688},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4286061227321625},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41133370995521545},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3719877600669861},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3034529685974121},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23381176590919495},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11192071437835693},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08480292558670044},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5117926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W637725802","https://openalex.org/W1544623790","https://openalex.org/W2095644119","https://openalex.org/W2098285065","https://openalex.org/W2098544339","https://openalex.org/W2104610013","https://openalex.org/W2105407012","https://openalex.org/W2108543458","https://openalex.org/W2114522727","https://openalex.org/W2121865749","https://openalex.org/W2124460294","https://openalex.org/W2126647846","https://openalex.org/W2127444466","https://openalex.org/W2143626656","https://openalex.org/W2152385473","https://openalex.org/W2165967421","https://openalex.org/W2171825402","https://openalex.org/W3103339143","https://openalex.org/W3140261852","https://openalex.org/W3143002681","https://openalex.org/W4231252248","https://openalex.org/W6677763808"],"related_works":["https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333","https://openalex.org/W2144357574","https://openalex.org/W2560375935","https://openalex.org/W2039453232","https://openalex.org/W2186008435","https://openalex.org/W2150916255","https://openalex.org/W2167656809","https://openalex.org/W2911684441"],"abstract_inverted_index":{"The":[0],"globally":[1],"asynchronous":[2],"locally":[3,58],"synchronous":[4],"(GALS)":[5],"design":[6],"style":[7],"for":[8,43],"a":[9,39,44,50,68,74,105],"large":[10],"area":[11,96],"chip":[12],"has":[13],"become":[14],"increasingly":[15],"attractive":[16],"due":[17],"to":[18,80],"the":[19,31,82],"difficulty":[20],"of":[21,49,54,110],"designing":[22],"global":[23],"clocking":[24],"circuits":[25],"at":[26,88],"high":[27,89],"clock":[28,90],"frequencies":[29],"in":[30],"GHz":[32],"range.":[33],"In":[34],"this":[35],"paper,":[36],"we":[37],"present":[38],"high-speed":[40],"interconnect":[41],"network":[42],"GALS":[45],"multiprocessing":[46],"system":[47],"composed":[48],"2-D":[51],"mesh":[52],"array":[53],"processors.":[55],"Processors":[56],"are":[57],"clocked":[59],"by":[60],"their":[61],"own":[62],"oscillators":[63],"and":[64,97,103],"communicate":[65],"together":[66],"using":[67],"static":[69],"circuit-switched":[70],"technique":[71,79],"combined":[72],"with":[73,100],"source-synchronous":[75],"communication":[76],"scheme.":[77],"A":[78],"maximize":[81],"timing":[83],"reliability":[84],"on":[85],"long-distance":[86],"interconnects":[87],"rates":[91],"is":[92,95],"proposed":[93],"that":[94],"power":[98],"efficient":[99],"low":[101],"latency":[102],"allows":[104],"sustained":[106],"ideal":[107],"peak":[108],"throughput":[109],"one":[111],"word":[112],"per":[113],"cycle.":[114]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}