{"id":"https://openalex.org/W2127619480","doi":"https://doi.org/10.1109/iscas.2009.5117876","title":"An integrated environment for HW/SW co-design based on a CAL specification and HW/SW code generators","display_name":"An integrated environment for HW/SW co-design based on a CAL specification and HW/SW code generators","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2127619480","doi":"https://doi.org/10.1109/iscas.2009.5117876","mag":"2127619480"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00440497","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007217771","display_name":"Ghislain Roquier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","FR"],"is_corresponding":true,"raw_author_name":"Ghislain Roquier","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Institut d'Electronique et de T\u00e9l\u00e9communications de Rennes"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Institut d'Electronique et de T\u00e9l\u00e9communications de Rennes","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037961095","display_name":"Christophe Lucarz","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christophe Lucarz","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Ecole Polytechnique Federale de Lausanne, CH-1015 (Switzerland)"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, CH-1015 (Switzerland)","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013188524","display_name":"Marco Mattavelli","orcid":"https://orcid.org/0000-0002-7742-0332"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marco Mattavelli","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Ecole Polytechnique Federale de Lausanne, CH-1015 (Switzerland)"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, CH-1015 (Switzerland)","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091571029","display_name":"Matthieu Wipliez","orcid":null},"institutions":[{"id":"https://openalex.org/I28221208","display_name":"Institut National des Sciences Appliqu\u00e9es de Rennes","ror":"https://ror.org/04xaa4j22","country_code":"FR","type":"education","lineage":["https://openalex.org/I28221208"]},{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Matthieu Wipliez","raw_affiliation_strings":["Institut National des Sciences Appliqu\u00e9es, Rennes, France","Institut d'Electronique et de T\u00e9l\u00e9communications de Rennes"],"affiliations":[{"raw_affiliation_string":"Institut National des Sciences Appliqu\u00e9es, Rennes, France","institution_ids":["https://openalex.org/I28221208"]},{"raw_affiliation_string":"Institut d'Electronique et de T\u00e9l\u00e9communications de Rennes","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013069980","display_name":"Micka\u00ebl Raulet","orcid":"https://orcid.org/0000-0002-9704-1612"},"institutions":[{"id":"https://openalex.org/I28221208","display_name":"Institut National des Sciences Appliqu\u00e9es de Rennes","ror":"https://ror.org/04xaa4j22","country_code":"FR","type":"education","lineage":["https://openalex.org/I28221208"]},{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mickael Raulet","raw_affiliation_strings":["Institut National des Sciences Appliqu\u00e9es, Rennes, France","Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique"],"affiliations":[{"raw_affiliation_string":"Institut National des Sciences Appliqu\u00e9es, Rennes, France","institution_ids":["https://openalex.org/I28221208"]},{"raw_affiliation_string":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065449878","display_name":"J\u00f6rn W. Janneck","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jorn W. Janneck","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","Xilinx Inc., San Jose, CA, U.S.A"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc., San Jose, CA, U.S.A","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091500185","display_name":"Ian D. Miller","orcid":"https://orcid.org/0000-0001-8401-9873"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ian D. Miller","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","siXis Inc"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"siXis Inc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051706580","display_name":"David B. Parlour","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David B. Parlour","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA","Tabula Inc"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Tabula Inc","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5007217771"],"corresponding_institution_ids":["https://openalex.org/I4210100151","https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14921366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"799","last_page":"799"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.6056612133979797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5959153771400452},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5174346566200256},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.47706711292266846},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.332460880279541},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23731794953346252}],"concepts":[{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.6056612133979797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5959153771400452},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5174346566200256},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.47706711292266846},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.332460880279541},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23731794953346252},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iscas.2009.5117876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.413.1143","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.413.1143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.archives-ouvertes.fr/docs/00/44/04/97/PDF/CAL2C_CAL2HDL_Integrated_platform_ISCAS.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00440497v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00440497","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, May 2009, Tapei, Taiwan. pp.799","raw_type":"Conference papers"},{"id":"pmh:oai:infoscience.tind.io:143576","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/143576","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00440497v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00440497","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, May 2009, Tapei, Taiwan. pp.799","raw_type":"Conference papers"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1849568040","https://openalex.org/W2132457452","https://openalex.org/W2144602443","https://openalex.org/W2160809290"],"related_works":["https://openalex.org/W283806354","https://openalex.org/W2160620982","https://openalex.org/W3006199460","https://openalex.org/W2519339279","https://openalex.org/W2084957735","https://openalex.org/W1565501066","https://openalex.org/W2044422526","https://openalex.org/W2369288331","https://openalex.org/W270927586","https://openalex.org/W2281360585"],"abstract_inverted_index":{"This":[0],"demonstration":[1,24,116],"presents":[2],"an":[3,36],"integrated":[4,96],"environment":[5,32,97],"that":[6,78],"translates":[7],"a":[8,14,43,47,50,65,70,112,129],"CAL-based":[9],"dataflow":[10],"specification":[11,68],"[1]":[12],"into":[13],"heterogeneous":[15,38],"implementation,":[16],"composed":[17,45],"by":[18,94],"HDL":[19],"and":[20,49,82,120,125],"C":[21],"codes.":[22],"The":[23,59,90],"focuses":[25],"on":[26,42],"the":[27,30,53,56,87,115,118],"capability":[28],"of":[29,46,55,61,84,86,103,122,128],"co-design":[31],"to":[33],"automatically":[34],"build":[35],"executable":[37],"system":[39],"implementation":[40],"running":[41],"platform":[44],"processor":[48],"FPGA":[51],"from":[52,64],"annotation":[54],"CAL":[57],"specification.":[58],"possibility":[60],"direct":[62],"synthesis":[63],"high":[66],"level":[67],"is":[69,98],"crucial":[71],"issue":[72],"for":[73,101],"enabling":[74],"efficient":[75],"re-design":[76],"cycles":[77],"include":[79],"rapid":[80],"prototyping":[81],"validation":[83,121],"performances":[85],"final":[88],"implementation.":[89],"design":[91],"approach":[92],"enabled":[93],"such":[95,107],"particularly":[99],"suited":[100],"development":[102],"complex":[104],"processing":[105],"systems":[106],"as":[108],"video":[109],"codecs.":[110],"As":[111],"case":[113],"study,":[114],"provides":[117],"analysis":[119],"different":[123],"software":[124],"hardware":[126],"partitioning":[127],"MPEG-4":[130],"simple":[131],"profile":[132],"decoder.":[133]},"counts_by_year":[],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}