{"id":"https://openalex.org/W2129248843","doi":"https://doi.org/10.1109/iscas.2009.5117870","title":"POSA: Power-state-aware buffered tree construction","display_name":"POSA: Power-state-aware buffered tree construction","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2129248843","doi":"https://doi.org/10.1109/iscas.2009.5117870","mag":"2129248843"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031004106","display_name":"Iris Hui-Ru Jiang","orcid":"https://orcid.org/0000-0002-4554-3442"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Iris Hui-Ru Jiang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electronics Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electronics Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101668069","display_name":"Minghua Wu","orcid":"https://orcid.org/0009-0004-4960-3803"},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hua Wu","raw_affiliation_strings":["Realtek Semiconductor Corporation, Hsinchu, Taiwan","Realtek Semiconductor Corp., Hsinchu Science Park, Hsinchu 300, Taiwan"],"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I901624438"]},{"raw_affiliation_string":"Realtek Semiconductor Corp., Hsinchu Science Park, Hsinchu 300, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031004106"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1473385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"787","last_page":"787"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7332942485809326},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.7148071527481079},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.686247706413269},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6585105657577515},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5957885980606079},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.4714969992637634},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43876194953918457},{"id":"https://openalex.org/keywords/work","display_name":"Work (physics)","score":0.4324430227279663},{"id":"https://openalex.org/keywords/shut-down","display_name":"Shut down","score":0.41532862186431885},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40105539560317993},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.21558579802513123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16577014327049255},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16301456093788147},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14512649178504944},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1293911635875702},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0798524022102356}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7332942485809326},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.7148071527481079},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.686247706413269},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6585105657577515},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5957885980606079},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.4714969992637634},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43876194953918457},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.4324430227279663},{"id":"https://openalex.org/C3017653385","wikidata":"https://www.wikidata.org/wiki/Q4128962","display_name":"Shut down","level":2,"score":0.41532862186431885},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40105539560317993},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.21558579802513123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16577014327049255},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16301456093788147},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14512649178504944},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1293911635875702},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0798524022102356},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5117870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2115190787"],"related_works":["https://openalex.org/W2363806788","https://openalex.org/W4248104070","https://openalex.org/W1697760817","https://openalex.org/W2385894095","https://openalex.org/W2356613483","https://openalex.org/W4393019653","https://openalex.org/W2187013911","https://openalex.org/W2314822115","https://openalex.org/W2093176526","https://openalex.org/W4232775374"],"abstract_inverted_index":{"Buffering":[0],"without":[1],"considering":[2],"power":[3],"states":[4],"in":[5,12],"multiple":[6],"supply":[7],"voltage":[8],"designs":[9],"may":[10],"result":[11],"infeasible":[13],"signals.":[14],"POSA":[15],"is":[16,43],"the":[17,30,37,46],"first":[18],"work":[19],"to":[20,49],"handle":[21],"this":[22],"issue.":[23],"Our":[24],"buffered":[25],"tree":[26],"guarantees":[27],"feasibility":[28],"all":[29],"times,":[31],"even":[32],"when":[33],"some":[34],"parts":[35],"of":[36,45],"design":[38,52],"shut":[39],"down.":[40],"This":[41],"feature":[42],"one":[44],"key":[47],"techniques":[48],"fulfill":[50],"power-aware":[51],"methodology.":[53]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}