{"id":"https://openalex.org/W2098805283","doi":"https://doi.org/10.1109/iscas.2009.5117764","title":"Impacts of NBTI and PBTI on power-gated SRAM with high-k metal-gate devices","display_name":"Impacts of NBTI and PBTI on power-gated SRAM with high-k metal-gate devices","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2098805283","doi":"https://doi.org/10.1109/iscas.2009.5117764","mag":"2098805283"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103560206","display_name":"Hao-I Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hao-I Yang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106424690","display_name":"Ching-Te Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chuang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111568152","display_name":"Wei Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Hwang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103560206"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71699332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"377","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.7871953248977661},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.629501461982727},{"id":"https://openalex.org/keywords/metal-gate","display_name":"Metal gate","score":0.5960729122161865},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5838462710380554},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5246246457099915},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.51201993227005},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5095162987709045},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.42956700921058655},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.420968234539032},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4169120788574219},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2875962257385254},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24447870254516602},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22145408391952515},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.11593666672706604}],"concepts":[{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.7871953248977661},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.629501461982727},{"id":"https://openalex.org/C51140833","wikidata":"https://www.wikidata.org/wiki/Q6822740","display_name":"Metal gate","level":5,"score":0.5960729122161865},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5838462710380554},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5246246457099915},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.51201993227005},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5095162987709045},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.42956700921058655},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.420968234539032},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4169120788574219},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2875962257385254},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24447870254516602},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22145408391952515},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.11593666672706604}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5117764","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1600691640","https://openalex.org/W1986415905","https://openalex.org/W2102785080","https://openalex.org/W2126416778","https://openalex.org/W4246982917"],"related_works":["https://openalex.org/W2944990515","https://openalex.org/W3150866391","https://openalex.org/W2942040471","https://openalex.org/W2573726612","https://openalex.org/W2028220610","https://openalex.org/W2088008649","https://openalex.org/W2112214579","https://openalex.org/W2166033074","https://openalex.org/W2036808971","https://openalex.org/W1989662831"],"abstract_inverted_index":{"The":[0],"threshold":[1],"voltage":[2],"(V":[3],"<sub":[4,34],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5,35],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[6,36],")":[7],"drift":[8],"induced":[9],"by":[10],"negative":[11],"bias":[12,20],"temperature":[13,21],"instability":[14,22],"(NBTI)":[15],"weakens":[16,24],"PFETs,":[17],"while":[18],"positive":[19],"(PBTI)":[23],"NFETs":[25],"fabricated":[26],"with":[27,62,102],"high-k":[28,103],"metal-gate,":[29],"respectively.":[30],"These":[31],"long-term":[32],"V":[33],"drifts":[37],"degrade":[38],"SRAM":[39,100],"cell":[40],"stability,":[41],"margin":[42],"and":[43,45,74,96],"performance,":[44],"may":[46],"lead":[47],"to":[48,65],"functional":[49],"failure":[50],"over":[51],"the":[52,75,92],"life":[53],"of":[54,94],"usage.":[55],"Additionally,":[56],"most":[57],"state-of-the-art":[58],"SRAMs":[59],"are":[60,111],"designed":[61],"power-gating":[63],"structures":[64,110],"reduce":[66],"leakage":[67],"currents":[68],"in":[69],"Standby":[70],"or":[71,80],"Sleep":[72],"mode,":[73],"power":[76],"switches":[77],"suffer":[78],"NBTI":[79,95],"PBTI":[81,97],"stress/degradation":[82],"as":[83],"well.":[84],"This":[85],"paper":[86],"presents":[87],"a":[88],"comprehensive":[89],"analysis":[90],"on":[91,98],"impacts":[93],"power-gated":[99],"arrays":[101],"metal-gate":[104],"devices.":[105],"NBTI/PBTI":[106],"tolerant":[107],"sense":[108],"amplifier":[109],"also":[112],"discussed.":[113]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}