{"id":"https://openalex.org/W2158079369","doi":"https://doi.org/10.1109/iscas.2009.5117759","title":"A VLSI system architecture for optical flow computation","display_name":"A VLSI system architecture for optical flow computation","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2158079369","doi":"https://doi.org/10.1109/iscas.2009.5117759","mag":"2158079369"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038160839","display_name":"Koustav Bhattacharya","orcid":"https://orcid.org/0009-0007-6366-3927"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koustav Bhattacharya","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mahalingam Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahalingam Venkataraman","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027665366","display_name":"N. Ranganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagarajan Ranganathan","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":0.5363,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65177428,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3617","issue":null,"first_page":"357","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8557206392288208},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7986684441566467},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7978168725967407},{"id":"https://openalex.org/keywords/optical-flow","display_name":"Optical flow","score":0.7285782098770142},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6305449604988098},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6046686172485352},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.57245272397995},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5399887561798096},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.5258803367614746},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5239912867546082},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4592269957065582},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.44833192229270935},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3967728018760681},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3482411503791809},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22016751766204834},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.1613381803035736},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13958513736724854}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8557206392288208},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7986684441566467},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7978168725967407},{"id":"https://openalex.org/C155542232","wikidata":"https://www.wikidata.org/wiki/Q736111","display_name":"Optical flow","level":3,"score":0.7285782098770142},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6305449604988098},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6046686172485352},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.57245272397995},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5399887561798096},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5258803367614746},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5239912867546082},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4592269957065582},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.44833192229270935},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3967728018760681},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3482411503791809},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22016751766204834},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.1613381803035736},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13958513736724854},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5117759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1511213803","https://openalex.org/W1578521870","https://openalex.org/W1994552597","https://openalex.org/W2019993673","https://openalex.org/W2025383058","https://openalex.org/W2077431917","https://openalex.org/W2118877769","https://openalex.org/W2120718679","https://openalex.org/W2142513871","https://openalex.org/W2150665830","https://openalex.org/W2154504070","https://openalex.org/W2154555084","https://openalex.org/W2179278902","https://openalex.org/W3003662786","https://openalex.org/W4249022109","https://openalex.org/W6630643614","https://openalex.org/W6677548441","https://openalex.org/W6677972238"],"related_works":["https://openalex.org/W1521892965","https://openalex.org/W2130193491","https://openalex.org/W2017144313","https://openalex.org/W2760662689","https://openalex.org/W1854591799","https://openalex.org/W2130776882","https://openalex.org/W2105219044","https://openalex.org/W1528221867","https://openalex.org/W1969049073","https://openalex.org/W2760697131"],"abstract_inverted_index":{"The":[0,87],"computation":[1,25],"of":[2,120,159,171],"optical":[3,23,77],"flow":[4,24,78,104],"in":[5,12,31,56,59,79,101,166],"video":[6,80],"sequences":[7,81],"is":[8,89],"a":[9,69,130,147,169],"challenging":[10],"task":[11],"most":[13,22],"camera":[14,151],"based":[15],"scene":[16],"interpretation":[17],"systems.":[18],"In":[19,64],"the":[20,60,76,83,98,102,113,118,126,153],"past,":[21],"algorithms":[26],"has":[27,109],"been":[28,110],"either":[29,48],"implemented":[30],"software":[32],"running":[33],"on":[34,129,152],"general":[35],"purpose":[36],"processors":[37],"or":[38,54],"designed":[39],"as":[40],"an":[41],"application":[42],"specific":[43],"hardware.":[44],"However,":[45],"these":[46],"implementations":[47],"cannot":[49],"support":[50],"real-time":[51],"processing":[52],"requirements":[53],"result":[55],"excessive":[57],"inaccuracies":[58],"computed":[61],"velocity":[62,121],"values.":[63],"this":[65],"work,":[66],"we":[67],"propose":[68],"efficient":[70],"VLSI":[71],"system":[72],"architecture":[73],"for":[74],"computing":[75],"using":[82],"Lucas-Kanade":[84],"(L-K)":[85],"algorithm.":[86],"algorithm":[88],"converted":[90],"into":[91],"high":[92],"speed":[93],"RTL":[94,127],"implementation":[95],"by":[96],"exploiting":[97],"inherent":[99],"paralellism":[100],"data":[103],"graph.":[105],"Clever":[106],"pipelining":[107],"strategies":[108],"used":[111],"throughout":[112],"design":[114,128,162],"to":[115],"further":[116],"improve":[117],"speedup":[119,170],"computation.":[122],"We":[123],"have":[124],"mapped":[125],"Xilinx":[131],"Virtex":[132],"II":[133],"Field":[134],"Programmable":[135],"Gate":[136],"Arrays":[137],"(FPGA)":[138],"supported":[139],"with":[140,168,176],"Kingston":[141],"DIMM":[142],"DDR":[143],"memory":[144],"module,":[145],"and":[146],"Pixel-Plus":[148],"2.0":[149],"Mega-pixel":[150],"XUPV2P":[154],"FPGA":[155],"board.":[156],"Experimental":[157],"results":[158],"our":[160],"proposed":[161],"showed":[163],"significant":[164],"improvements":[165],"accuracy":[167],"five":[172],"times":[173],"when":[174],"compared":[175],"other":[177],"recent":[178],"hardware":[179],"implementations.":[180]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}