{"id":"https://openalex.org/W2115761834","doi":"https://doi.org/10.1109/iscas.2009.5117688","title":"Perspectives and issues in 3D-IC from designers' point of view","display_name":"Perspectives and issues in 3D-IC from designers' point of view","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2115761834","doi":"https://doi.org/10.1109/iscas.2009.5117688","mag":"2115761834"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117688","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111734510","display_name":"Shinobu Fujita","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shinobu Fujita","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582"],"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004388848","display_name":"Keiko Abe","orcid":"https://orcid.org/0000-0001-5844-8199"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiko Abe","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582"],"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032850366","display_name":"Kumiko Nomura","orcid":"https://orcid.org/0000-0003-4185-3723"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kumiko Nomura","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582"],"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103946306","display_name":"Shinichi Yasuda","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shin'ichi Yasuda","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582"],"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071982671","display_name":"Tetsufumi Tanamoto","orcid":"https://orcid.org/0000-0002-1373-2812"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsufumi Tanamoto","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582"],"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Komukai-Toshiba-cho 1, Saiwai-ku, Kawasaki, Japan, 212-8582","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111734510"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.9137,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77714581,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.7629523873329163},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.6078011393547058},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.6015691161155701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5861536860466003},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5450475811958313},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5036308169364929},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4921414256095886},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3798637390136719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2728593349456787},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.21997785568237305},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18438011407852173},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12126287817955017},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07353156805038452}],"concepts":[{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.7629523873329163},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.6078011393547058},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.6015691161155701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5861536860466003},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5450475811958313},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5036308169364929},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4921414256095886},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3798637390136719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2728593349456787},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.21997785568237305},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18438011407852173},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12126287817955017},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07353156805038452},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2009.5117688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117688","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:00953:0006827420","is_oa":false,"landing_page_url":"https://teikyo-u.repo.nii.ac.jp/records/2063924","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009","raw_type":"conference proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2064922498","https://openalex.org/W2106240397","https://openalex.org/W2120149280","https://openalex.org/W2139730616","https://openalex.org/W2540160898","https://openalex.org/W3148607552","https://openalex.org/W6680835552","https://openalex.org/W6728978539"],"related_works":["https://openalex.org/W2146469639","https://openalex.org/W2070694218","https://openalex.org/W2532822217","https://openalex.org/W2119428232","https://openalex.org/W3148440458","https://openalex.org/W2051928579","https://openalex.org/W2338273177","https://openalex.org/W2129188682","https://openalex.org/W2086716781","https://openalex.org/W2115761834"],"abstract_inverted_index":{"Recent":[0],"progress":[1],"of":[2,20,27,53,63,74,86,108],"through-silicon-via":[3],"(TSV)":[4],"process":[5],"is":[6,22,89,94,98],"so":[7],"impressive":[8],"that":[9,62],"everyone":[10],"can":[11],"expect":[12],"real":[13,64],"3D-IC":[14,21,54,76,100],"era.":[15],"The":[16],"most":[17],"valuable":[18],"advantages":[19,29],"decreasing":[23],"interconnects.":[24],"Although":[25],"analysis":[26,43,73],"this":[28,92],"has":[30,44,55],"been":[31,46,56],"reported":[32],"in":[33],"some":[34,49],"specific":[35],"case":[36],"study,":[37],"the":[38,51,71],"general":[39,75],"theory":[40],"for":[41,79,99],"quantitative":[42],"not":[45],"studied.":[47],"In":[48],"cases,":[50],"advantage":[52,107],"overestimated":[57],"and":[58,101],"much":[59],"different":[60],"from":[61,83,91],"chip":[65],"designs":[66],"expected.":[67],"This":[68],"paper":[69,93],"presents":[70],"qualitative":[72],"design":[77],"especially":[78],"sub-65nm":[80],"CMOS":[81],"generation":[82],"designers'":[84],"point":[85],"view.":[87],"What":[88],"understood":[90],"how":[95,102],"important":[96],"IC-design":[97],"to":[103],"gain":[104],"a":[105],"big":[106],"3D-IC.":[109]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}