{"id":"https://openalex.org/W2124909075","doi":"https://doi.org/10.1109/iscas.2009.5117670","title":"A fast-lock synchronous multi-phase clock generator based on a time-to-digital converter","display_name":"A fast-lock synchronous multi-phase clock generator based on a time-to-digital converter","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2124909075","doi":"https://doi.org/10.1109/iscas.2009.5117670","mag":"2124909075"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2009.5117670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109247172","display_name":"Dongsuk Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Dongsuk Shin","raw_affiliation_strings":["Graphics Memory Design Team, Hynix Semiconductor Company Limited, Icheon, South Korea","Graphics Memory Design Team, Hynix Semiconductor, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor Company Limited, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089016726","display_name":"Jabeom Koo","orcid":"https://orcid.org/0000-0002-6907-4257"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jabeom Koo","raw_affiliation_strings":["Graphics Memory Design Team, Hynix Semiconductor Company Limited, Icheon, South Korea","Graphics Memory Design Team, Hynix Semiconductor, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor Company Limited, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100993148","display_name":"Won-Joo Yun","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Won-Joo Yun","raw_affiliation_strings":["Graphics Memory Design Team, Hynix Semiconductor Company Limited, Icheon, South Korea","Graphics Memory Design Team, Hynix Semiconductor, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor Company Limited, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101084996","display_name":"Young Jung Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young Jung Choi","raw_affiliation_strings":["Graphics Memory Design Team, Hynix Semiconductor Company Limited, Icheon, South Korea","Graphics Memory Design Team, Hynix Semiconductor, Icheon, Korea"],"affiliations":[{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor Company Limited, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Graphics Memory Design Team, Hynix Semiconductor, Icheon, Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","[Department of Electronics and Computer Engineering, Korea University, Seoul, Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Department of Electronics and Computer Engineering, Korea University, Seoul, Korea]","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5109247172"],"corresponding_institution_ids":["https://openalex.org/I134353371"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.14420214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"55","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.9444330930709839},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.8505412340164185},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8153664469718933},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.794474184513092},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.635343074798584},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.595382034778595},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.5804451704025269},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.569892168045044},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5671646595001221},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5641446709632874},{"id":"https://openalex.org/keywords/digital-clock","display_name":"Digital clock","score":0.5340520143508911},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5093542337417603},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4820081293582916},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.46627262234687805},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43017634749412537},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.4236617684364319},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.42078089714050293},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3809795677661896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20849713683128357},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1900237798690796},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.18850776553153992},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16110554337501526},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15224504470825195}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.9444330930709839},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.8505412340164185},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8153664469718933},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.794474184513092},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.635343074798584},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.595382034778595},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.5804451704025269},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.569892168045044},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5671646595001221},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5641446709632874},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.5340520143508911},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5093542337417603},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4820081293582916},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.46627262234687805},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43017634749412537},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.4236617684364319},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.42078089714050293},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3809795677661896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20849713683128357},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1900237798690796},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.18850776553153992},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16110554337501526},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15224504470825195},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2009.5117670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2009.5117670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1533711155","https://openalex.org/W2039706313","https://openalex.org/W2057007249","https://openalex.org/W2078986545","https://openalex.org/W2097149427","https://openalex.org/W2102284281","https://openalex.org/W2130365397","https://openalex.org/W2136138043","https://openalex.org/W2169622190"],"related_works":["https://openalex.org/W4248271274","https://openalex.org/W1607003253","https://openalex.org/W2765260420","https://openalex.org/W2117541676","https://openalex.org/W4312711417","https://openalex.org/W2066128936","https://openalex.org/W2388047295","https://openalex.org/W2082030077","https://openalex.org/W3013924136","https://openalex.org/W2124909075"],"abstract_inverted_index":{"An":[0],"all-digital":[1],"fast-lock":[2,15],"synchronous":[3],"multi-phase":[4,22],"clock":[5,23,32,36,42,60],"generator":[6,24,43,61],"is":[7],"presented.":[8],"By":[9],"using":[10],"a":[11,45,65,73],"time-to-digital":[12],"converter":[13],"for":[14,52],"operation":[16],"and":[17,28,49,56,83],"delay":[18,54],"measurement,":[19],"the":[20,30,34,41],"proposed":[21,59],"generates":[25],"four-phase":[26],"clocks":[27],"synchronizes":[29],"reference":[31],"with":[33],"output":[35],"within":[37],"45":[38],"cycles.":[39],"Furthermore,":[40],"uses":[44],"fine":[46,53],"binary":[47],"scheme":[48],"de-skewing":[50],"circuit":[51],"measurement":[55],"compensation.":[57],"The":[58],"was":[62],"designed":[63],"in":[64],"0.18":[66],"mum":[67],"CMOS":[68],"technology.":[69],"It":[70],"operates":[71],"over":[72],"wide":[74],"frequency":[75],"range":[76],"from":[77],"400":[78],"MHz":[79],"to":[80],"1.22":[81,88],"GHz":[82],"consumes":[84],"34":[85],"mW":[86],"at":[87],"GHz.":[89]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}