{"id":"https://openalex.org/W2112290848","doi":"https://doi.org/10.1109/iscas.2008.4542191","title":"A synchronized variable frequency clock scheme in chip multiprocessors","display_name":"A synchronized variable frequency clock scheme in chip multiprocessors","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2112290848","doi":"https://doi.org/10.1109/iscas.2008.4542191","mag":"2112290848"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4542191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044596561","display_name":"Qifei Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qifei Fan","raw_affiliation_strings":["Department of Computer Science and Technology, University of Science and Technology of China, Hefei, 230027, China","[Dept. of Comput. Sci. & Technol., Univ. of Sci. & Technol. of China, Hefei]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, University of Science and Technology of China, Hefei, 230027, China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Technol., Univ. of Sci. & Technol. of China, Hefei]","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100326087","display_name":"Ge Zhang","orcid":"https://orcid.org/0000-0003-4878-9437"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ge Zhang","raw_affiliation_strings":["Department of Computer Science and Technology, University of Science and Technology of China, Hefei, 230027, China","Dept. of Computer Science & Technology, Univ. of Science & Technology of China, Hefei 230027, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, University of Science and Technology of China, Hefei, 230027, China","institution_ids":["https://openalex.org/I126520041"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Univ. of Science & Technology of China, Hefei 230027, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017530066","display_name":"Weiwu Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwu Hu","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, CAS, Beijing, 100080, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, CAS, Beijing, 100080, China","institution_ids":["https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3410","last_page":"3413"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.836577296257019},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.7753697037696838},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7705738544464111},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.671710729598999},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6062906384468079},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5880405902862549},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5560702681541443},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.536545991897583},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4988725185394287},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4706919491291046},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44524213671684265},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.444664865732193},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4423294961452484},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.41875168681144714},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3800673186779022},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3262293338775635},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15339875221252441},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12327367067337036},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10477930307388306},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10360664129257202}],"concepts":[{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.836577296257019},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.7753697037696838},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7705738544464111},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.671710729598999},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6062906384468079},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5880405902862549},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5560702681541443},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.536545991897583},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4988725185394287},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4706919491291046},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44524213671684265},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.444664865732193},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4423294961452484},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.41875168681144714},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3800673186779022},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3262293338775635},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15339875221252441},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12327367067337036},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10477930307388306},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10360664129257202},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4542191","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2028014423","https://openalex.org/W2034823881","https://openalex.org/W2075086017","https://openalex.org/W2098985322","https://openalex.org/W2101360724","https://openalex.org/W2102432039","https://openalex.org/W2129763083","https://openalex.org/W2145021036","https://openalex.org/W4238549726","https://openalex.org/W4241323966","https://openalex.org/W4253638730"],"related_works":["https://openalex.org/W2951566637","https://openalex.org/W2372337683","https://openalex.org/W2788703017","https://openalex.org/W1894651528","https://openalex.org/W3080187529","https://openalex.org/W2082363997","https://openalex.org/W1533386045","https://openalex.org/W2125290983","https://openalex.org/W1652198943","https://openalex.org/W2147289961"],"abstract_inverted_index":{"Dynamic":[0],"voltage/frequency":[1],"scaling":[2,43],"(DVFS)":[3],"has":[4],"been":[5],"widely":[6],"applied":[7],"to":[8,22],"reduce":[9],"the":[10,44,75],"power":[11],"dissipation":[12],"of":[13,31,77,82],"multi-cores":[14],"processor.":[15],"However,":[16],"when":[17],"applying":[18],"DVFS,":[19],"signals":[20],"need":[21],"be":[23],"synchronized":[24],"between":[25],"asynchronous":[26],"clock":[27,55],"domains":[28],"with":[29,71,94],"overhead":[30,76],"several":[32],"cycles,":[33],"which":[34],"will":[35],"result":[36],"in":[37,57],"performance":[38,97],"penalty,":[39],"and":[40],"during":[41],"frequency":[42,54,68],"circuit":[45],"cannot":[46],"work.":[47],"This":[48],"paper":[49],"proposes":[50],"a":[51],"novel":[52],"variable":[53],"scheme":[56,87],"chip":[58],"multiprocessors.":[59],"In":[60],"our":[61,86],"scheme,":[62],"processor":[63],"cores":[64],"running":[65],"at":[66],"different":[67],"can":[69,88],"communicate":[70],"each":[72],"other":[73],"without":[74],"synchronizing":[78],"signals.":[79],"The":[80],"results":[81],"simulation":[83],"show":[84],"that":[85],"achieve":[89],"EDP":[90],"improvement":[91],"by":[92],"16.8%,":[93],"only":[95],"3.6%":[96],"degradation.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}