{"id":"https://openalex.org/W2146499635","doi":"https://doi.org/10.1109/iscas.2008.4542189","title":"De-synchronization of a point-of-sales digital-logic controller","display_name":"De-synchronization of a point-of-sales digital-logic controller","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2146499635","doi":"https://doi.org/10.1109/iscas.2008.4542189","mag":"2146499635"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4542189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020890655","display_name":"Kok-Leong Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kok-Leong Chang","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023934155","display_name":"Yao Zhu","orcid":"https://orcid.org/0000-0002-1582-0816"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yao Zhu","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020890655"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15830444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3402","last_page":"3405"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7411456108093262},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7201053500175476},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.6867265105247498},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5872488617897034},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5007216930389404},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.48787975311279297},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.478021502494812},{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.47613146901130676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45504605770111084},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4429226219654083},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.423716276884079},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.38171643018722534},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3518526554107666},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.33570975065231323},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29520294070243835},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.17162051796913147},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12825578451156616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1280098557472229},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.0892171561717987},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08904591202735901}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7411456108093262},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7201053500175476},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.6867265105247498},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5872488617897034},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5007216930389404},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.48787975311279297},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.478021502494812},{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.47613146901130676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45504605770111084},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4429226219654083},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.423716276884079},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.38171643018722534},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3518526554107666},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.33570975065231323},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29520294070243835},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.17162051796913147},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12825578451156616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1280098557472229},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0892171561717987},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08904591202735901},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4542189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2108964809","https://openalex.org/W2109184501","https://openalex.org/W2115468286","https://openalex.org/W2121914493","https://openalex.org/W2122192918","https://openalex.org/W2128942741","https://openalex.org/W2133687711","https://openalex.org/W2133916137","https://openalex.org/W2150872535","https://openalex.org/W2487142227","https://openalex.org/W2788056051","https://openalex.org/W2798909945","https://openalex.org/W4242685804","https://openalex.org/W6676351029"],"related_works":["https://openalex.org/W2325117947","https://openalex.org/W628161287","https://openalex.org/W2095703739","https://openalex.org/W2590986178","https://openalex.org/W794031490","https://openalex.org/W2378481815","https://openalex.org/W2349909378","https://openalex.org/W2793650255","https://openalex.org/W2123861710","https://openalex.org/W847004690"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,10,16,90,134],"methodology":[6,88],"to":[7,14,29,55,89],"de-":[8,47],"synchronize":[9,48],"synchronous":[11,34,57,123,142],"digital-logic":[12,93],"system":[13,17],"obtain":[15],"based-on":[18,104],"asynchronous":[19,36,69,116,130],"logic":[20],"with":[21,68,96],"equivalent":[22,119],"input/output":[23],"(I/O)":[24],"functionality.":[25],"The":[26],"motivation":[27],"is":[28,103],"compare":[30],"the":[31,49,56,63,86,105,115,122,129,137,141],"performance":[32],"of":[33,136,140],"and":[35,42,76,102],"implementations,":[37],"especially":[38],"on":[39],"power":[40,138],"dissipation":[41],"process":[43],"variation":[44],"robustness.":[45],"To":[46],"controller,":[50,58],"several":[51],"transformations":[52],"are":[53],"made":[54],"such":[59],"as":[60,121],"(1)":[61],"removing":[62],"clock,":[64],"(2)":[65],"replacing":[66],"registers":[67],"handshaking":[70],"latches,":[71],"(3)":[72],"inserting":[73,78],"matching":[74],"delays,":[75],"(4)":[77],"pipeline":[79],"buffers":[80],"in":[81],"feedback":[82],"paths.":[83],"We":[84],"apply":[85],"de-synchronization":[87],"point-of-sales":[91],"(POS)":[92],"controller":[94,131],"modeled":[95],"Verilog":[97],"hardware":[98],"description":[99],"language":[100],"(HDL),":[101],"Moore":[106],"finite":[107],"state":[108],"machine":[109],"(FSM).":[110],"Gate-level":[111],"simulation":[112],"verifies":[113],"that":[114,128],"implementation":[117],"has":[118],"functionality":[120],"controller.":[124,143],"Power":[125],"simulations":[126],"show":[127],"consumes":[132],"only":[133],"fraction":[135],"(5.4%)":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}