{"id":"https://openalex.org/W2104315811","doi":"https://doi.org/10.1109/iscas.2008.4542184","title":"PrSoC: Programmable System-on-chip (SoC) for silicon prototyping","display_name":"PrSoC: Programmable System-on-chip (SoC) for silicon prototyping","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2104315811","doi":"https://doi.org/10.1109/iscas.2008.4542184","mag":"2104315811"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4542184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101901556","display_name":"Chun-Ming Huang","orcid":"https://orcid.org/0000-0001-7973-9112"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Ming Huang","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103047746","display_name":"Chien\u2010Ming Wu","orcid":"https://orcid.org/0000-0001-9295-7181"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chien-Ming Wu","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039735116","display_name":"Chih-Chyau Yang","orcid":"https://orcid.org/0000-0001-6508-8160"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chih-Chyau Yang","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111539337","display_name":"Chin\u2010Long Wey","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chin-Long Wey","raw_affiliation_strings":["National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7266,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86175115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"3382","last_page":"3385"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.7670950293540955},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.642612099647522},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5776808261871338},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5775363445281982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46416667103767395},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4200003445148468},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13448405265808105}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.7670950293540955},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.642612099647522},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5776808261871338},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5775363445281982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46416667103767395},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4200003445148468},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13448405265808105}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4542184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W1834379250","https://openalex.org/W1954741702","https://openalex.org/W1984977936","https://openalex.org/W2073906129","https://openalex.org/W2139365613","https://openalex.org/W2144641451"],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W2065289416","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2087695844","https://openalex.org/W2017236304","https://openalex.org/W2154106283","https://openalex.org/W2912613323","https://openalex.org/W2142443274"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,18],"Programmable":[4],"SoC":[5,14,39,46,52,57,113],"(System-":[6],"on-chip)":[7],"design":[8,15,114],"methodology":[9],"which":[10],"integrates":[11],"multiple":[12],"heterogeneous":[13],"projects":[16,30,58],"into":[17],"single":[19],"chip":[20,94,107,118],"such":[21],"that":[22,43],"the":[23,37,62,70,73,87,91,105,111,124],"total":[24,63],"silicon":[25],"prototyping":[26],"cost":[27],"for":[28],"these":[29,55],"can":[31],"be":[32],"greatly":[33],"reduced":[34],"by":[35],"sharing":[36],"common":[38],"platform.":[40],"Results":[41],"show":[42],"an":[44],"integrated":[45,74,92,106],"platform":[47,75,93],"is":[48,65,76,83,86,95,119],"comprised":[49],"of":[50,72],"eight":[51,56],"projects.":[53,115],"When":[54],"are":[59,100],"designed":[60,120],"separately,":[61],"area":[64,71,81],"approximately":[66],"143.03mm":[67],",":[68],"while":[69],"about":[77],"24.43mm":[78],".":[79],"The":[80],"reduction":[82],"significant,":[84],"so":[85],"fabrication":[88],"cost.":[89],"Once":[90],"fabricated,":[96],"three":[97],"programming":[98],"schemes":[99],"carried":[101],"out":[102],"to":[103,108],"allow":[104],"act":[109],"as":[110],"individual":[112],"A":[116],"test":[117],"and":[121],"implemented":[122],"using":[123],"TSMC":[125],"0.13um":[126],"CMOS":[127],"generic":[128],"logic":[129],"process":[130],"technology.":[131]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}