{"id":"https://openalex.org/W2134049212","doi":"https://doi.org/10.1109/iscas.2008.4542183","title":"A hybrid self-testing methodology of processor cores","display_name":"A hybrid self-testing methodology of processor cores","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2134049212","doi":"https://doi.org/10.1109/iscas.2008.4542183","mag":"2134049212"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4542183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027645205","display_name":"Tai-Hua Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tai-Hua Lu","raw_affiliation_strings":["Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111582905","display_name":"Chung\u2010Ho Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Ho Chen","raw_affiliation_strings":["Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Institute of Computer and Communication Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3453,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.7045403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3378","last_page":"3381"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7963281869888306},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7712356448173523},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6400048136711121},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6108289361000061},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5845206379890442},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5259720683097839},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5228093862533569},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4629121422767639},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.45770689845085144},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4571308195590973},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.456623911857605},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4140769839286804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33766430616378784},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3303499221801758},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14153173565864563},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12418004870414734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11480993032455444}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7963281869888306},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7712356448173523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6400048136711121},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6108289361000061},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5845206379890442},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5259720683097839},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5228093862533569},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4629121422767639},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.45770689845085144},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4571308195590973},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.456623911857605},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4140769839286804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33766430616378784},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3303499221801758},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14153173565864563},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12418004870414734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11480993032455444},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2008.4542183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.564.4740","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.564.4740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://caslab.ee.ncku.edu.tw/research/publications/CASLab_2008_CNF_04.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1823755974","https://openalex.org/W1876406499","https://openalex.org/W1891950198","https://openalex.org/W1920351433","https://openalex.org/W1968989269","https://openalex.org/W2012039919","https://openalex.org/W2097083677","https://openalex.org/W2098076619","https://openalex.org/W2103534830","https://openalex.org/W2111785162","https://openalex.org/W2112245274","https://openalex.org/W2115795793","https://openalex.org/W2131846601","https://openalex.org/W2133181803","https://openalex.org/W2134674352","https://openalex.org/W2137539251","https://openalex.org/W2140889374","https://openalex.org/W2141476458","https://openalex.org/W2154237597","https://openalex.org/W2166139631","https://openalex.org/W2167273147","https://openalex.org/W2189231749","https://openalex.org/W2296323169","https://openalex.org/W2739649174","https://openalex.org/W4232404949","https://openalex.org/W4240141845","https://openalex.org/W4244483404","https://openalex.org/W4245022609","https://openalex.org/W4247903400","https://openalex.org/W4249418424"],"related_works":["https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2989159162","https://openalex.org/W2153201966","https://openalex.org/W2139513292","https://openalex.org/W2122754719","https://openalex.org/W4250432526","https://openalex.org/W1982569681","https://openalex.org/W776711554","https://openalex.org/W2101536355"],"abstract_inverted_index":{"Software-based":[0],"self-test":[1],"(SBST)":[2],"is":[3],"a":[4,72],"promising":[5],"new":[6,24],"technology":[7],"for":[8,46,93],"at-speed":[9],"testing":[10],"of":[11,50,53,62],"embedded":[12],"processors":[13],"in":[14],"SoC":[15],"systems.":[16],"This":[17,57],"paper":[18,58],"introduces":[19],"an":[20,90],"effective":[21,91],"and":[22,43],"efficient":[23],"SBST":[25],"methodology":[26,65],"that":[27],"uses":[28],"information":[29],"abstracted":[30],"from":[31],"the":[32,54,60,63,67],"processor":[33,55,75],"instruction":[34],"set":[35],"architecture":[36,39],"(ISA),":[37],"pipeline":[38,74],"model,":[40],"RTL":[41],"descriptions,":[42],"gate-level":[44],"net-list":[45],"test":[47],"program":[48],"development":[49],"different":[51],"types":[52],"circuitry.":[56],"demonstrates":[59],"feasibility":[61],"proposed":[64],"by":[66],"achieved":[68],"fault":[69],"coverage":[70],"on":[71],"complex":[73],"core.":[76],"Comparisons":[77],"with":[78],"previous":[79],"work":[80],"are":[81],"also":[82],"made.":[83],"Experimental":[84],"results":[85],"show":[86],"its":[87],"potential":[88],"as":[89],"method":[92],"practical":[94],"use.":[95]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}