{"id":"https://openalex.org/W2109012645","doi":"https://doi.org/10.1109/iscas.2008.4542133","title":"Turning liabilities into assets: Exploiting deep submicron CMOS technology to design secure embedded circuits","display_name":"Turning liabilities into assets: Exploiting deep submicron CMOS technology to design secure embedded circuits","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2109012645","doi":"https://doi.org/10.1109/iscas.2008.4542133","mag":"2109012645"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4542133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088000939","display_name":"Patrick Schaumont","orcid":"https://orcid.org/0000-0002-4586-5476"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Patrick Schaumont","raw_affiliation_strings":["Virginia Tech, Blacksburg, 24061, USA"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, 24061, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109863046","display_name":"D. Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David D. Hwang","raw_affiliation_strings":["George Mason University, Fairfax, VA 22030, USA","George Mason University , Fairfax, VA 22030, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University, Fairfax, VA 22030, USA","institution_ids":["https://openalex.org/I162714631"]},{"raw_affiliation_string":"George Mason University , Fairfax, VA 22030, USA","institution_ids":["https://openalex.org/I162714631"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5088000939"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.3466,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68899969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3178","last_page":"3181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.645977258682251},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6301296353340149},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5528287291526794},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4877787232398987},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4757106900215149},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4568536877632141},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.45066016912460327},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43556270003318787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3778710961341858},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2857416272163391},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23700100183486938}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.645977258682251},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6301296353340149},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5528287291526794},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4877787232398987},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4757106900215149},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4568536877632141},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.45066016912460327},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43556270003318787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3778710961341858},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2857416272163391},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23700100183486938},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4542133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W142570700","https://openalex.org/W156132949","https://openalex.org/W1539042579","https://openalex.org/W1593676544","https://openalex.org/W2085770965","https://openalex.org/W2086042811","https://openalex.org/W2103227017","https://openalex.org/W2105238691","https://openalex.org/W2117648153","https://openalex.org/W2123482651","https://openalex.org/W2123841788","https://openalex.org/W2125263803","https://openalex.org/W2131994321","https://openalex.org/W2144052076","https://openalex.org/W2145937629","https://openalex.org/W2149870396","https://openalex.org/W2152924492","https://openalex.org/W2167352984","https://openalex.org/W3140517496","https://openalex.org/W4285719527","https://openalex.org/W6605929080","https://openalex.org/W6606357357","https://openalex.org/W6671828919","https://openalex.org/W6675468258","https://openalex.org/W6678866333"],"related_works":["https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W2070694218","https://openalex.org/W2532822217","https://openalex.org/W2744643496","https://openalex.org/W2051928579","https://openalex.org/W2048419807","https://openalex.org/W2129785295","https://openalex.org/W1974416117","https://openalex.org/W2168458994"],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"an":[3,45],"unexpected":[4],"link":[5],"between":[6],"system-level":[7],"security":[8],"considerations":[9],"and":[10,25,66,95],"deep-submicron":[11,15],"CMOS":[12],"circuits.":[13,52],"Many":[14],"effects":[16],"including":[17],"increased":[18,73],"leakage":[19],"power,":[20],"process":[21],"variability,":[22],"noise-level,":[23],"power-density":[24],"integration":[26],"density":[27],"are":[28,55,78,92],"thought":[29],"of":[30,50,99],"to":[31],"be":[32,44],"liabilities":[33,91],"for":[34,47,57],"integrated":[35],"design.":[36,106],"However,":[37],"we":[38],"show":[39],"how":[40],"they":[41],"may":[42],"instead":[43],"asset":[46],"certain":[48],"types":[49],"secure":[51,58,104],"These":[53],"circuits":[54],"useful":[56],"embedded":[59],"systems":[60],"design,":[61],"where":[62],"stringent":[63],"cost-,":[64],"power-":[65],"implementation":[67],"constraints,":[68],"as":[69,71],"well":[70],"the":[72,80,100],"risk":[74],"towards":[75],"physical":[76],"attacks,":[77],"among":[79],"design":[81],"issues.":[82],"We":[83],"also":[84],"conclude":[85],"that":[86],"not":[87],"all":[88],"deep":[89],"sub-micron":[90],"secure-circuit":[93],"assets,":[94],"point":[96],"out":[97],"some":[98],"open":[101],"challenges":[102],"in":[103],"circuit":[105]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}