{"id":"https://openalex.org/W2132269843","doi":"https://doi.org/10.1109/iscas.2008.4542125","title":"Design and low-power implementation of an adaptive image rejection receiver","display_name":"Design and low-power implementation of an adaptive image rejection receiver","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2132269843","doi":"https://doi.org/10.1109/iscas.2008.4542125","mag":"2132269843"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4542125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056452912","display_name":"Ediz Cetin","orcid":"https://orcid.org/0000-0002-9313-3034"},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ediz Cetin","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic, Communication and Software Engineering, University of Westminster, London, United Kingdom","Appl. DSP & VLSI Res. Group, Univ. of Westminster, London"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic, Communication and Software Engineering, University of Westminster, London, United Kingdom","institution_ids":["https://openalex.org/I94951947"]},{"raw_affiliation_string":"Appl. DSP & VLSI Res. Group, Univ. of Westminster, London","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111935613","display_name":"Sinan Topcu","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Sinan Topcu","raw_affiliation_strings":["STMicroelectronics, Istanbul, Turkey","[STMicroelectronics, Istanbul, Turkey]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Istanbul, Turkey","institution_ids":[]},{"raw_affiliation_string":"[STMicroelectronics, Istanbul, Turkey]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063620004","display_name":"\u0130zzet Kale","orcid":"https://orcid.org/0000-0001-5562-6885"},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Izzet Kale","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic, Communication and Software Engineering, University of Westminster, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic, Communication and Software Engineering, University of Westminster, London, United Kingdom","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113660449","display_name":"R.C.S. Morling","orcid":null},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Richard C. S. Morling","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic, Communication and Software Engineering, University of Westminster, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic, Communication and Software Engineering, University of Westminster, London, United Kingdom","institution_ids":["https://openalex.org/I94951947"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0005,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78330893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3146","last_page":"3149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7159021496772766},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6194775700569153},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5804827809333801},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5207781195640564},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42932188510894775},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33914288878440857},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3189929127693176},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.26592665910720825}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7159021496772766},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6194775700569153},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5804827809333801},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5207781195640564},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42932188510894775},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33914288878440857},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3189929127693176},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.26592665910720825},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2008.4542125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:westminsterresearch.westminster.ac.uk:914vv","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ISCAS.2008.4542125","pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"book-chapter"},{"id":"pmh:oai:westminsterresearch.wmin.ac.uk:5285","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Book Section"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1804737363","https://openalex.org/W2010521190","https://openalex.org/W2060362465","https://openalex.org/W2080831477","https://openalex.org/W2105128905","https://openalex.org/W2124623082","https://openalex.org/W2125884054","https://openalex.org/W2133675586","https://openalex.org/W2136162940","https://openalex.org/W2156252290","https://openalex.org/W2169097663","https://openalex.org/W2169528858"],"related_works":["https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W2389325540","https://openalex.org/W3011158618","https://openalex.org/W2381710881","https://openalex.org/W2366556084","https://openalex.org/W2015458074","https://openalex.org/W1988777083","https://openalex.org/W1555025092","https://openalex.org/W799706496"],"abstract_inverted_index":{"This":[0],"paper":[1],"deals":[2],"with":[3],"and":[4,8,31,43,54,83],"details":[5],"the":[6,24,37,75,80],"design":[7,67],"implementation":[9,35],"of":[10,36],"a":[11,64],"low-power;":[12],"hardware-efficient":[13],"adaptive":[14,38],"self-calibrating":[15],"image":[16],"rejection":[17],"receiver":[18],"based":[19],"on":[20,79],"blind-source-separation":[21],"that":[22],"alleviates":[23],"RF":[25],"analog":[26],"front-end":[27],"impairments.":[28],"Hybrid":[29],"strength-reduced":[30],"re-scheduled":[32],"data-flow,":[33],"low-power":[34],"self-calibration":[39],"algorithm":[40],"is":[41,46,57],"developed":[42,58],"its":[44],"efficiency":[45],"demonstrated":[47],"through":[48],"simulation":[49],"case":[50],"studies.":[51],"A":[52],"behavioral":[53],"structural":[55],"model":[56],"in":[59,68],"Matlab":[60],"as":[61,63],"well":[62],"low-level":[65],"architectural":[66],"VHDL":[69],"providing":[70],"valuable":[71],"test":[72],"benches":[73],"for":[74],"performance":[76],"measures":[77],"undertaken":[78],"detailed":[81],"algorithms":[82],"structures.":[84]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}