{"id":"https://openalex.org/W2132982295","doi":"https://doi.org/10.1109/iscas.2008.4542069","title":"Compact ASIC Implementation of the ICEBERG Block Cipher with Concurrent Error Detection","display_name":"Compact ASIC Implementation of the ICEBERG Block Cipher with Concurrent Error Detection","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2132982295","doi":"https://doi.org/10.1109/iscas.2008.4542069","mag":"2132982295"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4542069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068410739","display_name":"Huiju Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Huiju Cheng","raw_affiliation_strings":["Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044553493","display_name":"Howard M. Heys","orcid":"https://orcid.org/0000-0003-4506-3673"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Howard M. Heys","raw_affiliation_strings":["Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5878,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79622838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2921","last_page":"2924"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7410063743591309},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.7405701279640198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7068890333175659},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5650547742843628},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.543607234954834},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.49619537591934204},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48087647557258606},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4653419256210327},{"id":"https://openalex.org/keywords/cipher","display_name":"Cipher","score":0.45934730768203735},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45608019828796387},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45450669527053833},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.44950002431869507},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34882253408432007},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.30996206402778625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1836353838443756},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17620360851287842},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12620443105697632},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1085490882396698},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.08354857563972473}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7410063743591309},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.7405701279640198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7068890333175659},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5650547742843628},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.543607234954834},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.49619537591934204},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48087647557258606},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4653419256210327},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.45934730768203735},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45608019828796387},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45450669527053833},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.44950002431869507},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34882253408432007},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.30996206402778625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1836353838443756},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17620360851287842},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12620443105697632},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1085490882396698},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.08354857563972473},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2008.4542069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.146.2387","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.146.2387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.engr.mun.ca/~howard/PAPERS/iscas2008.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1829732909","https://openalex.org/W1927577445","https://openalex.org/W1944544385","https://openalex.org/W1972617203","https://openalex.org/W1989627351","https://openalex.org/W2104003712","https://openalex.org/W2122742911","https://openalex.org/W2135632173","https://openalex.org/W2140361451","https://openalex.org/W2154667225","https://openalex.org/W2355550369","https://openalex.org/W2398150135","https://openalex.org/W6640135829","https://openalex.org/W6712801335"],"related_works":["https://openalex.org/W1638546798","https://openalex.org/W4390979909","https://openalex.org/W4389575897","https://openalex.org/W2117179505","https://openalex.org/W3080116368","https://openalex.org/W1524307340","https://openalex.org/W2150878966","https://openalex.org/W1965485605","https://openalex.org/W1980393268","https://openalex.org/W2896396044"],"abstract_inverted_index":{"ICEBERG":[0,27,48],"is":[1],"a":[2,22,54,89],"block":[3],"cipher":[4],"that":[5],"has":[6],"been":[7],"recently":[8],"proposed":[9],"for":[10],"security":[11],"applications":[12],"requiring":[13],"efficient":[14],"FPGA":[15],"implementations.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20],"investigate":[21],"compact":[23,45],"ASIC":[24,61],"implementation":[25,40,62],"of":[26,33,47,56,71],"and":[28],"consider":[29],"the":[30,39,82],"novel":[31],"application":[32],"concurrent":[34,76],"error":[35,77],"detection":[36,78],"to":[37,80],"protect":[38,81],"from":[41,84],"fault-based":[42],"attacks.":[43],"The":[44,69],"architecture":[46],"requires":[49],"about":[50],"5800":[51],"gates":[52],"with":[53],"throughput":[55],"552":[57],"Mbps":[58],"in":[59,88],"an":[60,72],"based":[63],"on":[64],"0.18":[65],"\u03bcm":[66],"CMOS":[67],"technology.":[68],"addition":[70],"effective":[73],"multiple":[74],"parity":[75],"scheme":[79],"hardware":[83],"fault":[85],"attacks":[86],"results":[87],"62%":[90],"area":[91],"overhead.":[92]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}