{"id":"https://openalex.org/W2098712068","doi":"https://doi.org/10.1109/iscas.2008.4542029","title":"On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits","display_name":"On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2098712068","doi":"https://doi.org/10.1109/iscas.2008.4542029","mag":"2098712068"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4542029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006552035","display_name":"Ashoka Sathanur","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Sathanur","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politec. di Torino, Turin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politec. di Torino, Turin","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Calimera","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politec. di Torino, Turin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politec. di Torino, Turin","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079755983","display_name":"Antonio Pullini","orcid":"https://orcid.org/0000-0001-6709-4214"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Pullini","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politec. di Torino, Turin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politec. di Torino, Turin","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Benini","raw_affiliation_strings":["Universita di Bologna, Bologna, Italy","Universit\u00e0 di Bologna, 40136 ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Universit\u00e0 di Bologna, 40136 ITALY","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, 10129 ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, 10129 ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, 10129 ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, 10129 ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Poncino","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, 10129 ITALY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, 10129 ITALY","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9489,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69560316,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2761","last_page":"2764"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9572487473487854},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7303313612937927},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5933635234832764},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5877187252044678},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.550700306892395},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5417516827583313},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.536813497543335},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5167995691299438},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5068135857582092},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5043431520462036},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4745129942893982},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.4720155596733093},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4426993131637573},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4348289966583252},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4273442029953003},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3945314884185791},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3494037389755249},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.343823105096817},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21347755193710327},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06405782699584961}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9572487473487854},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7303313612937927},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5933635234832764},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5877187252044678},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.550700306892395},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5417516827583313},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.536813497543335},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5167995691299438},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5068135857582092},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5043431520462036},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4745129942893982},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.4720155596733093},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4426993131637573},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4348289966583252},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4273442029953003},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3945314884185791},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3494037389755249},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.343823105096817},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21347755193710327},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06405782699584961},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2008.4542029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4542029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:1856371","is_oa":false,"landing_page_url":"http://porto.polito.it/1856371/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1983067779","https://openalex.org/W2102401606","https://openalex.org/W2127039903","https://openalex.org/W2131862714","https://openalex.org/W2138099459","https://openalex.org/W2154095011","https://openalex.org/W4233175269","https://openalex.org/W6679092247"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W4378175625","https://openalex.org/W2101701496"],"abstract_inverted_index":{"Power-gating":[0],"has":[1,59],"proved":[2],"to":[3,55,60,69,73,94,106],"be":[4,61,70,90,145],"one":[5],"of":[6,40,66,83,101,126],"the":[7,97,113],"most":[8],"effective":[9],"solutions":[10],"for":[11,25,86],"reducing":[12],"stand-by":[13],"leakage":[14],"power":[15,47],"in":[16],"nanometer-scale":[17],"CMOS":[18,134],"circuits,":[19],"and":[20,23,49,64,99,136],"different":[21],"strategies":[22],"algorithms":[24],"its":[26,37],"application":[27],"have":[28,68],"been":[29],"proposed":[30],"recently.":[31],"Unfortunately,":[32],"power-":[33,120],"gating":[34,121],"comes":[35],"with":[36],"own":[38],"set":[39,125],"costs:":[41],"Performance":[42],"degradation,":[43],"area":[44],"increase,":[45],"dynamic":[46],"increase":[48],"routing":[50],"congestion.":[51],"When":[52],"a":[53,57,117,124],"decision":[54],"power-gate":[56],"design":[58],"taken,":[62],"pros":[63],"cons":[65],"power-gating":[67,143],"properly":[71],"weighted":[72],"achieve":[74,107],"optimal":[75,108],"results.":[76,109],"In":[77],"this":[78],"paper,":[79],"we":[80],"define":[81],"\"Figures":[82],"Merit\"":[84],"(FoMs)":[85],"power-gating,":[87,102],"which":[88],"can":[89,144],"used":[91],"by":[92,115],"designers":[93],"better":[95],"understand":[96],"benefits":[98],"costs":[100],"thereby":[103],"allowing":[104],"them":[105],"We":[110],"then":[111],"quantify":[112],"FoMs":[114],"applying":[116],"state-of-the-art,":[118],"industry-strength":[119],"flow":[122],"on":[123,140],"designs":[127],"implemented":[128],"onto":[129],"an":[130],"industrial":[131],"65":[132],"nm":[133],"process,":[135],"provide":[137],"insightful":[138],"discussion":[139],"how":[141],"optimum":[142],"achieved.":[146]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}