{"id":"https://openalex.org/W2109262016","doi":"https://doi.org/10.1109/iscas.2008.4541998","title":"Don\u2019t care filling for power minimization in VLSI circuit testing","display_name":"Don\u2019t care filling for power minimization in VLSI circuit testing","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2109262016","doi":"https://doi.org/10.1109/iscas.2008.4541998","mag":"2109262016"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113663452","display_name":"Tapas Kr. Maiti","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tapas Kr. Maiti","raw_affiliation_strings":["Dept. of CSE & IT College of Engg. & Management, Kolaghat, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of CSE & IT College of Engg. & Management, Kolaghat, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077947010","display_name":"Santanu Chattopadhyay","orcid":"https://orcid.org/0000-0002-1227-0732"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Chattopadhyay","raw_affiliation_strings":["Dept. of E & ECE Indian Institute of Technology, Kharagpur, India","Department of E & ECE Indian Institute of Technology Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of E & ECE Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Department of E & ECE Indian Institute of Technology Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5637,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.60938416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2637","last_page":"2640"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7752331495285034},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.724922776222229},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6369231939315796},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6100485920906067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5292505621910095},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5272364020347595},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4648318290710449},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4638485908508301},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4176608920097351},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3497517704963684},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3330310881137848},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2688937783241272},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09997004270553589}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7752331495285034},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.724922776222229},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6369231939315796},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6100485920906067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5292505621910095},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5272364020347595},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4648318290710449},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4638485908508301},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4176608920097351},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3497517704963684},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3330310881137848},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2688937783241272},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09997004270553589},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1860460518","https://openalex.org/W1986645364","https://openalex.org/W2095117703","https://openalex.org/W2100947134","https://openalex.org/W2113996606","https://openalex.org/W2119153688","https://openalex.org/W2125858563","https://openalex.org/W2129192249","https://openalex.org/W2160294207","https://openalex.org/W2587271961","https://openalex.org/W4236269389"],"related_works":["https://openalex.org/W2169318242","https://openalex.org/W575537888","https://openalex.org/W2008937153","https://openalex.org/W2551878898","https://openalex.org/W4398173527","https://openalex.org/W2475719699","https://openalex.org/W2207750882","https://openalex.org/W1921751656","https://openalex.org/W2281725944","https://openalex.org/W2943862111"],"abstract_inverted_index":{"Power":[0],"minimization":[1],"is":[2,26,93,103],"one":[3],"of":[4,12,44,48,77,84],"the":[5,10,33,42,49,59,69,91,97],"very":[6],"important":[7],"issues":[8],"in":[9,32,68,96],"testing":[11],"power":[13,22,25,73,90],"constrained":[14],"VLSI":[15],"circuit.":[16],"While":[17],"existing":[18],"literature":[19],"emphasizes":[20],"dynamic":[21,70,86],"reduction,":[23],"leakage":[24],"assuming":[27],"more":[28,30,107],"and":[29,71],"importance":[31],"forthcoming":[34],"technologies":[35,110],"beyond":[36,111],"100":[37,112],"nm.":[38,113],"This":[39],"paper":[40],"studies":[41],"effect":[43,102],"don't":[45,78],"care":[46],"filling":[47],"patterns":[50,60],"generated":[51],"via":[52],"automated":[53],"test":[54],"pattern":[55],"generators,":[56],"to":[57,105],"make":[58],"consume":[61],"lesser":[62],"power.":[63,87],"It":[64],"presents":[65],"a":[66,82],"trade-off":[67,83,92],"static":[72,89],"consumption.":[74],"Judicious":[75],"selection":[76],"cares":[79],"can":[80],"provide":[81],"17%":[85],"For":[88],"about":[94],"2.4%":[95],"0.18":[98],"mum":[99],"technology.":[100],"The":[101],"expected":[104],"be":[106],"prominent":[108],"for":[109]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}