{"id":"https://openalex.org/W2166871108","doi":"https://doi.org/10.1109/iscas.2008.4541928","title":"A 0.18-\u03bcm CMOS clock and data recovery circuit with reference-less dual loops","display_name":"A 0.18-\u03bcm CMOS clock and data recovery circuit with reference-less dual loops","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2166871108","doi":"https://doi.org/10.1109/iscas.2008.4541928","mag":"2166871108"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100691077","display_name":"Miao Li","orcid":"https://orcid.org/0000-0003-3175-676X"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Miao Li","raw_affiliation_strings":["Department of Electronics, Carleton University, Ottawa, ON Canada","Department of Electronics, Carleton University, Ottawa, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, ON Canada","institution_ids":["https://openalex.org/I67031392"]},{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I67031392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109369165","display_name":"Tad Kwasniewski","orcid":null},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tad Kwasniewski","raw_affiliation_strings":["Department of Electronics, Carleton University, Ottawa, ON Canada","Department of Electronics, Carleton University, Ottawa, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, ON Canada","institution_ids":["https://openalex.org/I67031392"]},{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I67031392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057296140","display_name":"Shoujun Wang","orcid":"https://orcid.org/0000-0003-4354-4166"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shoujun Wang","raw_affiliation_strings":["Advanced Technology, IDT Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Advanced Technology, IDT Shanghai, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100691077"],"corresponding_institution_ids":["https://openalex.org/I67031392"],"apc_list":null,"apc_paid":null,"fwci":0.678,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.75398653,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2358","last_page":"2361"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.8817583918571472},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8698142766952515},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7063663005828857},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6281935572624207},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.6029651165008545},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5424753427505493},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5423910617828369},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.5293512940406799},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.47672978043556213},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4340299665927887},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.42732179164886475},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3979729413986206},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3908747136592865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33769863843917847},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3005388379096985},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.207048237323761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19148841500282288},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08880457282066345}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.8817583918571472},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8698142766952515},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7063663005828857},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6281935572624207},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.6029651165008545},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5424753427505493},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5423910617828369},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.5293512940406799},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.47672978043556213},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4340299665927887},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.42732179164886475},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3979729413986206},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3908747136592865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33769863843917847},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3005388379096985},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.207048237323761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19148841500282288},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08880457282066345},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2008.4541928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.606.8592","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.606.8592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.doe.carleton.ca/~tak/publications/04541928.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1527227073","https://openalex.org/W1573954521","https://openalex.org/W1579849130","https://openalex.org/W2003473732","https://openalex.org/W2033830880","https://openalex.org/W2076935827","https://openalex.org/W2090760012","https://openalex.org/W2100029938","https://openalex.org/W2343301191","https://openalex.org/W3145515488"],"related_works":["https://openalex.org/W2049525097","https://openalex.org/W2372909716","https://openalex.org/W2128788517","https://openalex.org/W2354050524","https://openalex.org/W3177439118","https://openalex.org/W2119216036","https://openalex.org/W4295813049","https://openalex.org/W2124954209","https://openalex.org/W4232192899","https://openalex.org/W2068531984"],"abstract_inverted_index":{"A":[0],"half-rate":[1],"reference-less":[2],"clock":[3,38],"and":[4,15,27,50,69],"data":[5,49],"recovery":[6],"circuit":[7,62],"is":[8],"proposed,":[9],"incorporating":[10],"a":[11,16,32,40,46,51],"coarse":[12],"frequency-locked":[13],"loop":[14,19],"fine":[17],"phase-locked":[18],"with":[20],"smooth":[21],"switching":[22],"to":[23],"prevent":[24],"adverse":[25],"interaction":[26],"false":[28],"locking.":[29],"Fabricated":[30],"in":[31],"0.18-\u03bcm":[33],"CMOS":[34],"process,":[35],"the":[36],"recovered":[37],"exhibits":[39],"peak-to-peak":[41],"jitter":[42],"of":[43,54,73],"60ps":[44],"for":[45],"2-Gb/s":[47],"PRBS-7":[48],"phase":[52],"noise":[53],"\u221293.5":[55],"dBc/Hz":[56],"at":[57,66],"1-MHz":[58],"offset.":[59],"The":[60],"core":[61],"consumes":[63],"40":[64],"mW":[65],"1.8-V":[67],"supply":[68],"occupies":[70],"an":[71],"area":[72],"0.3":[74],"mm":[75],"<sup":[76],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[77],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[78],".":[79]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}